Role Description
Role Proficiency:Independently execute mid sized customer projects in any field of VLSI Frontend Backend or Analog design with minimal supervision
Outcomes
- Work as an individual contributor owning any one task of RTL Design/Module. Provide support and guidance to engineers in Verification/PD/DFT/Circuit Design/Analog Layout/STA/Synthesis/Design Checks/Signoff etc.
- Anticipate diagnose and resolve problems; coordinating as necessary with cross-functional teams
- On time quality delivery approved by the project manager and client
- Automate the design tasks flows and write scripts to generate reports
- Come up with novel ideas to reduce design cycle time and cost accepted by UST Manager and client
Measures Of Outcomes
- Quality –verified using relevant metrics by UST Manager / Client Manager
- Timely delivery - verified using relevant metrics by UST Manager / Client Manager
- Reduction in cycle time cost using innovative approaches
- Number of papers published
- Number of patents filed
- Number of mandatory trainings attended adhering to training goals
Outputs Expected
Quality of the deliverables:
- Ensure zero bugs are present in the design / circuit design.
- Clean delivery of the design/module in-terms of ease in integration at the top level
- Meeting functional spec / design guidelines 100% without any deviation or limitation
- Documentation of tasks and work performed
Timely Delivery
- Ensure project timelines as laid out by the client or program manager are met
- Meet intermediate tasks delivery for other team members to progress
- Calling out for help and support in the case of delay in tasks delivery
New Skills Development
- Participate in training – skilling someone and also getting skilled in newer technologies
- Take up new areas of project development learn on the job and deliver
Team Work
- Participation in team work and supporting team members at the time of need
- Able to take up additional tasks in-case of any team member(s) not available
- Able to hand hold junior team members to explain the project tasks and support to deliver
- Work dedication to go beyond the call of duty to ensure deadlines and quality are met
Innovation & Creativity
- Approach towards repeated work by automating tasks to save design cycle time
- Participation on technical discussion training forum white paper etc
Skill Examples
- Languages and Programming skills:a. System Verilog Verilog VHDL UVM C C++ Assembly Perl TCL/TK Makefile Spice
- EDA Tools: a. Cadence Synopsys Mentor tool sets (one or more)b. Simulators Lint CDC/RDC DC/RTL-C ICC/Innovus/Olympus ETS/TK/FS PT/Tempus Calibre etc. (experience in one or more tools)
- Technical Knowledge:a. IP Spec Architecture Design Micro Architecture Functional Spec Test Plan Verificationb. Bus Protocol AHB/AXI/PCIe/USB/Ethernet/SPI/I2C Microprocessor architecturec. Strong Physical Design / Circuit Design / Analog Layout Knowledged. Synthesis DFT Floorplan Clocks P&R STA Extraction Physical Verificatione. Soft / Hard / Mixed Signal IP Design Processor Hardening FPGA Design
- Technology: CMOS FinFet FDSOI - 28nm / 22nm / 16ff / 10nm and below
- Strong communication skills and ability to interact with team members and clients equally
- Strong analytical reasoning and problem-solving skills with attention to details
- Ability to understand the standard specs and functional documents
- Ability to deliver the tasks on-time in a quality fashion per quality guidelines and GANTT
- Well versed with the available EDA tools and able to use them efficiently
- Required technical skills and prior design knowledge to execute the assigned tasks
- Ability to learn new skills in-case required technical skills are not present at a level needed to execute the project
Knowledge Examples
- Knowledge of project(s) in any of the design by executing – RTL Design / Verification / DFT / Physical Design / STA / PV / Circuit Design / Analog Layout etc.
- Understanding of the design flow and methodologies used in the designing
- Understand the assigned tasks and have sufficient knowledge to execute the project tasks assigned by the client / manager as per known skills
Additional Comments
Responsibility- Primary responsibility includes I/O, Macro Characterization, EDA View generation (Functional, Electrical and Physical) & Full package validation. He/she needs to be in constant contact with IP design experts to understand the IP design (schematic, Layout) & IP specification (more electrical characteristics and functional aspect). Must have skills:
- Excellent understanding of digital design concepts and CMOS fundamentals.
- Ability to quickly comprehend the functional and electrical specifications of custom/full custom IPs.
- Proficient in IO/Standard cells/Memory characterization flow using industry-standard tools such as Kronos, Liberate, and Silicon Smart.
- Strong understanding of various formats of liberty files, including NLDM, CCS, and LVF.
- Skilled in custom layout and schematic design/updates.
- Experienced in IP physical model generation (LEF, sign-off GDS, CDL) and conducting validation checks (DRC, LVS, ERC) with debugging skills.
- Proficient in behavioral modeling using Verilog/SystemVerilog and testbench writing.
- Experience in IBIS (Input/Output Buffer Information Specification) modeling is a plus.
- Excellent team player who is disciplined, adaptable, and possesses strong communication skills. Qualification & Experience
- B. Tech / M. Tech – Electronics/VLSI Engineering
- 3 to 7 years of professional experience in EDA/CAD View generation domain.
- Prior ST experience even as intern is preferred.
Skills
CAD Design engineer,Standard Cell,Cmos
