Job
Description
About The Role
Your Role
As an STA Engineer, you will be responsible for timing closure and verification of complex ASIC or SoC designs. You will collaborate closely with cross-functional teams including physical design, logic design, and architecture to ensure timing requirements are met across various design stages and process corners.In this role, you will:
Own full-chip and block-level timing closure across RTL, synthesis, and physical implementation stagesDevelop and validate timing constraints (SDC) for blocks, partitions, and full-chip designsPerform timing analysis using industry-standard tools (e.g., PrimeTime, Tempus)Collaborate with design and architecture teams to define timing requirements and resolve violationsAnalyze timing scenarios, margins, and corner casesIntegrate third-party IPs and derive timing signoff requirementsOptimize timing paths and reduce signoff corners by merging modesAutomate STA flows using scripting languagesSupport test mode timing closure (e.g., scan shift, scan capture, BIST)
Your ProfileStrong expertise in Static Timing Analysis (STA) using tools like Synopsys PrimeTime and Cadence TempusProficient in writing and validating SDC constraintsSkilled in TCL, Perl, Python for automationSolid understanding of ASIC/SoC design flows , including synthesis and physical designExperience with corner and mode analysis , process variations, and signal integrityFamiliarity with constraint debugging tools like Synopsys GCA (Galaxy Constraint Analyzer)Exposure to tools such as Genus, Timevision, Fishtail, TweakerKnowledge of low-power design techniques (UPF, multi-voltage domains, power gating)Experience integrating custom IPs (PLLs, SerDes, ADC/DAC, GPIO, HSIO)Strong communication and collaboration skillsAbility to mentor junior engineersFamiliarity with advanced process nodes (3nm, 5nm, 7nm, FinFET)
What Youll Love About Working Here
Youll be part of a high-impact team working on cutting-edge technologies in advanced process nodes. We offer a collaborative environment, continuous learning opportunities, and the chance to work on industry-leading SoC designs. Our culture values innovation, technical excellence, and work-life balance.