Posted:1 day ago| Platform: Naukri logo

Apply

Work Mode

Work from Office

Job Type

Full Time

Job Description

  • Own end-to-end DFT architecture, planning, and implementation for complex SoCs.
  • Develop and integrate scan, MBIST/LBIST, boundary scan (IEEE 1149.1/1500), and compression.
  • Generate ATPG patterns, analyze coverage, and drive defect reduction/yield improvements.
  • Expertise with Tessent / DFTAdvisor / SpyGlass-DFT , ATPG, and fault simulation.
  • Hands-on with RTL/gate-level insertion, constraints, and timing/area/power trade-offs.
  • Silicon bring-up, ATE pattern debug, diagnostics, and failure analysis.
  • Strong RTL (Verilog/SystemVerilog), STA basics, scripting (TCL/Python/Perl).
  • Collaborate with design/PD/ATE teams; excellent communication and documentation.
Mandatory Skiils:
  • Scan chain design / ATPG
  • Verilog / SystemVerilog (HDL)
  • MBIST / LBIST / Boundary Scan (JTAG)
  • Tessent / Mentor / Cadence DFT tools + TCL/Python scripting

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now

RecommendedJobs for You

hubli, mangaluru, mysuru, bengaluru, belgaum

chennai, tamil nadu, india