34 Assertions Jobs

Job Specs : Expertise in Digital Verification Expertise in Functional Verification Expertise in SOC / IP Verification Expertise in working on system Verilog assertions & test benches Expertise in working on OVM / UVM / VMM based verification flow Expertise in working on ARM processor Expertise in working on AMBA bus protocols (AXI, AHB, APB) Expertise in CXL or PCIe Protocol Verification Expertise in simulation tools (VCS, ModelSim, Questa) Expertise in driving Verification Strategy, writing Test Plan, developing Test Bench, Test cases. Expertise in analysing Code Coverage, Functional Coverage and Assertions. Expertise in verification of complex SoCs. Expertise in Test Plan creation and Verification technologies like Code Coverage, Functional coverage, assertion based verification. Expertise in Verification of complex datapath, DSP based ASICs Expertise in MAC Protocol: USB, WiFi , Bluetooth , PCIe is mandatory Good knowledge in gate-level simulation, and Scripting languages like Python, TCL Expert level proficiency (Oral + Written) in Chinese language is mandatory incase Beijing, Taiwan are the preferred work locations Preferred resources with valid regional work permit.

Desired Profile : B.E./B.Tech or M.E./M.Tech in Electronics, Electrical, or VLSI Engineering. Expertise in execution and debugging of test-suites at the GPU sub-system level Expertise in GLS (Gate-Level Simulation) Expertise in writing assertions and test benches using system verilog Expertise in UVM methodologies Expertise in Test planning Expertise in sub-system level DV Expert level proficiency (Oral + Written) in Chinese language is mandatory incase Beijing, Taiwan and Vietnam are the preferred work locations Preferred resources with valid regional work permit

Overview UVM Based verificaton at SOC level Responsibilities As a Senior Design Verification Engineer, you will define verification methodology and implement the corresponding verification plan for the SoC. You will participate in the design verification and bring-up of the SoC by writing relevant tests, coverages, assertions, developing automation infrastructure, debugging code, test benches, test harnesses, while interacting with the extended team. You will work closely with multi-disciplinary groups including Product Design, Audio Technology, Computer Vision, Hardware and Software Engineering, to create a multi-model SoC that enables development of world-class hardware devices. Requirements Bachelor’s/ Master’s degree or higher in EEE/ECE 5+ years or more of practical semiconductor design verification including System Verilog, UVM, GLS, assertions and coverage driven verification. Experience using multiple verification platformsUVM test bench, emulator, software environments Experience with industry standard IO interfaces like AMBA, CXL, USB, MIPI, PCIE, DDR etc. Experience defining verification methodologies Experience with test plan development, test bench infrastructure, developing tests and verifying the design Experience with writing directed/constrained-random tests Experience identifying bugs in architecture, functionality, and performance with strong overall debug skills Experience verifying at multiple levels of logic from SoCs to full system testing Experience with industry standard tools and scripting languages (Python) for automation Experience in SOC Architecture is a strong plus Experience with ARM/RISCV Experience with debugging system level issues Experience with industry standard IO interfaces like AMBA, USB, MIPI, PCIE etc. Experience with formal verification techniques Excellent verbal and written communication skills

At Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, scientists, and architects to help the worlds mostinnovative companies unleash their potential. From autonomous cars to life-saving robots, our digital and software technology experts think outside the box as theyprovide unique R&D and engineering services across all industries. Join us for a career full of opportunities. Where you can make a difference. Where no two days arethe same. About The Role About The Role : You will be part of the team verifying IPs and SoCs leading to first Si success. Manage and lead a team of Verification engineers IP verification is coverage driven using latest industry standard methodologies and HVLs. Work involves defining verification strategy, writing test plans, developing efficient test benches and test cases. Code coverage, Functional coverage and assertions are desired. ARM based SoC verification experience is an added advantage. Proficiency in one scripting language like Perl, C++, Python, Unix Make, Unix Shell Scripts etc. is a great plus. Multiple positions with emphasis on AMS and Power aware verification. Should have worked on GLS. Primary Skills: Verilog, SV, UVM/OVM, IP Verification, SoC Verification, scripting Perl, Python, Shell, and Tcl. Secondary Skills: Test bench / model / VIP development, Functional coverage, GLS, LEC, Emulation, AMS, ARM, Protocols AHB/AXI/APB, Ethernet, USB, PCIe, I2C, SPI, CAN, Mipi CSI/DSI, LPDDR.

As a part of the Hardware Platform Group specializing in FPGA verification, you will be responsible for a range of tasks related to crafting the DV architecture, test plan, and coverage plan for both data-path and control-path FPGAs. Your main objective will be to ensure bug-free RTL for first-pass success on the board by leveraging industry-standard tools for simulation, linting, coverage, and assertions. Collaboration with remote teams in SJC and Vimercate is an essential part of this role. Your impact in this position will involve leading and mentoring a team of verification engineers to develop robust test benches, coverage plans, and constrained random tests. By employing sophisticated verification techniques and comprehensive debugging, you will contribute to the delivery of high-quality FPGA/ASIC designs. Additionally, you will play a key role in adopting and evolving verification methodologies like UVM/VMM to enhance team efficiency and performance. Partnering with architects, logic designers, and software engineers will be crucial to align on architecture, micro-architecture, and system-level requirements. Your involvement will be pivotal in delivering next-generation, high-performance FPGA and ASIC products for Cisco's networking solutions and ensuring product reliability and performance to strengthen customer trust in Cisco's hardware solutions. Minimum qualifications for this role include a Bachelor's or Master's Degree in Electrical or Computer Engineering with over 7 years of experience in design verification. Proficiency in OOPs, Verilog & System Verilog, along with confirmed verification skills in FPGA, planning, problem-solving, debug, adversarial testing, and random testing are essential. Project-based experience with UVM/VMM methodologies and the ability to architect the test plan & test bench are also required. Preferred qualifications include hands-on experience with Ethernet-based protocols, PCIe, AXI, memory controllers, OTN, etc. Familiarity with VCS simulation flow, knowledge of coverage & assertions is desirable to excel in this role at Cisco. At Cisco, we value diversity, innovation, and creativity. We believe in a culture that fosters digital transformation, teamwork, and personal growth. By working with us, you will have the opportunity to contribute your unique talents to make a difference in the world of technology. Join us at Cisco, where we embrace individuality and encourage a collaborative environment for continuous learning and development.,

The ideal candidate for this role should hold a BE/B.Tech/ME/M.Tech degree in EEE/ECE/CSE with 5-12 years of relevant industry experience. You should have a strong background in verification methodology and be proficient in architecting and developing testbench components for ISA features, clock/reset/power features of processors. Your expertise should include a deep understanding of assembly and CPU architecture, particularly in x86/ARM/RISC-V. Proficiency in programming languages such as C, C++, Verilog, and scripting languages like Perl and Python is essential. You should be able to work independently and collaborate effectively across different geographies. Main responsibilities of this role include working closely with CPU architects to comprehend processor micro-architecture, developing detailed test and coverage plans for ISA and micro-architecture features, designing and implementing component, block, and core level testbenches, and building architectural tools for ISA level verification. You will be expected to create stimulus generators that can be utilized across various domains ranging from pre-silicon to emulation and post-silicon. Additionally, you will execute verification plans, conduct DV environment bring-up, enable regression for all features under your responsibility, and troubleshoot test failures. Tracking and reporting DV progress using metrics like bugs and coverage will also be a key part of your role. Preferred qualifications for this position include in-depth knowledge of processor verification function and architecture, particularly in areas like cache coherence, memory ordering and consistency, prefetching, branch prediction, renaming, speculative execution, and memory translation. Experience in Random Instruction Sequencing (RIS) and testing at block/unit and chip levels is highly valued. Leading a team of verification engineers in CPU verification, proficiency in advanced techniques like formal, assertions, and silicon bring up, and experience in writing test plans, portable benches, transactors, and assembly are also preferred. Familiarity with various verification methodologies and tools such as simulators, coverage collection, and gate-level simulation is advantageous. The ability to independently develop test benches for a block/unit of the design is a desired skill for this role.,

Roles & Responsibilities: Must have very good System Verilog/UVM knowledge with prior work experience on live projects. Must have expertise in PCI Express and/or Ethernet bus protocols This is a desirable skill. Change to Experience in PCI Express and/or Ethernet bus protocols desirable. Also move it to the end. Expertise in AMBA bus protocols and ARM CPU Must have experience in Unix, Configuration Management, Bug tracking and verification dashboarding tools Experience in developing functional verification environments including the components like monitors, checkers, scoreboards and assertions Experience in verification methodologies using random stimulus along with functional coverage Scripting Language (PERL/Python/Shell/Makefile) Must have good debugging and problem-solving skills Good communication skills and ability & desire to work as a team player Must be highly motivated and independent contributor with good aptitude and attitude Educational Qualification: BE/ME or BTech /MTech

The position is with one of our IDM client. As a Functional Verification Engineer, you will be responsible for verifying RTL designs using SystemVerilog and UVM. You will develop testbenches, build reusable components, and ensure complete functional coverage of IPs or SoC-level designs. Key Responsibilities: - Develop and maintain UVM-based testbenches for IP/subsystem/SoC verification - Create test plans from microarchitecture/design specifications - Write and debug directed and constrained-random tests - Implement functional coverage, assertions (SVA), and checkers - Run regressions using simulators like VCS, Xcelium, or Questa - Interface with RTL, DFT, and Firmware teams to track and resolve bugs - Analyze waveforms (using DVE/SimVision), track bugs, and maintain bug databases (JIRA, Bugzilla) Education: B.E./B.Tech or M.E./M.Tech in Electronics, Electrical, or VLSI Design Job Types: Full-time, Permanent Schedule: Day shift Work Location: In person,

As an Analog Mixed-Signal (AMS) Verification Engineer based in Bengaluru, you will leverage your 5+ years of experience in verifying analog and mixed-signal IPs/SoCs. Your primary responsibility will be to drive the verification of complex AMS IPs and subsystems, such as PLLs, ADCs/DACs, SerDes, LDOs, and power management circuits, at both IP and SoC integration levels. You will collaborate closely with digital and analog design teams to ensure first-time-right silicon. Your key responsibilities will include owning and executing end-to-end AMS verification plans at block, subsystem, and SoC levels. You will develop Verilog-AMS and SystemVerilog RNM models for analog IPs to facilitate faster top-level verification. Additionally, you will build and enhance UVM-MS based mixed-signal verification environments, perform co-simulation of analog and digital domains, define and implement verification methodologies, conduct corner case and Monte Carlo verification, debug analog/digital interaction issues, and automate verification workflows. To succeed in this role, you should possess 5+ years of AMS verification experience in IP or SoC environments along with hands-on expertise in Verilog-AMS, SystemVerilog, and UVM-MS methodologies. Strong knowledge of SPICE-level simulation tools like Spectre, HSPICE, Eldo, FineSim, and experience with AMS co-simulation flows are essential. Proficiency in developing behavioral/real-number models for analog blocks, understanding analog circuit behavior, debugging skills, and automation with scripting languages like Python, TCL, Perl, or SKILL are required. Additionally, familiarity with functional coverage, assertions, and constrained-random verification is crucial. Preferred skills for this role include exposure to advanced nodes like 7nm, 5nm, FinFET, knowledge of power intent verification, familiarity with formal verification techniques for AMS, hands-on experience with mixed-signal emulation/prototyping, and prior involvement in tapeout and silicon validation. To be eligible for this position, you should hold a B.E./B.Tech/M.E./M.Tech degree in Electronics, Electrical, or VLSI Engineering.,

You will be joining Eximietas as a Senior Design Verification Engineer/Lead in Bengaluru with 5-15 years of experience. Your primary responsibility will be to lead the SoC Design Verification efforts for complex projects, ensuring the successful execution of verification plans. This includes developing and implementing comprehensive verification strategies for high-speed and low-speed peripherals such as I2C, SPI, UART, GPIO, QSPI, as well as high-speed protocols like PCIe, Ethernet, CXL, MIPI, DDR, HBM. You will be conducting Gate-level simulations and power-aware verification using tools like Xprop and UPF. Collaboration with cross-functional teams, including architects, designers, and pre/post-silicon verification teams, will be crucial to ensure alignment and seamless integration of verification efforts. Your role will involve analyzing and implementing System Verilog assertions and functional coverage to ensure thorough verification of design functionality. Mentorship and technical guidance to junior verification engineers will be part of your responsibilities to elevate team performance. Leading and managing a dynamic team of verification engineers, fostering a collaborative and innovative work environment will be essential. You will also ensure that all verification signoff criteria are met, with clear and comprehensive documentation. Your dedication, work ethic, and commitment to meeting project goals and deadlines will be vital. Upholding quality standards and implementing best test practices to contribute to continuous improvements in verification methodologies will also be expected. You will work with verification tools from Synopsys and Cadence, including VCS and Xsim, and integrate third-party VIPs (Verification IP) to enhance verification coverage. To qualify for this role, you should have 5+ years of hands-on experience in SoC Design Verification and expertise in verification of high-speed SoCs and various protocols. Proficiency in System Verilog for verification, gate-level simulations, and power-aware verification using Xprop and UPF are necessary. Strong hands-on experience with VCS and Xsim from Synopsys and Cadence, mentorship experience, and demonstrated ability to work with cross-functional teams are also required. A strong understanding of verification methodologies and the ability to contribute to their continuous improvement are essential.,

1-3 years of experience in RTL DFT Verification (DFx). Good Understanding of JTAG IEEE-1149.1 and IJTAG IEEE P1687 standard. Understanding of using ICL and PDL files for verification and knows to create a testbench. Experience in JTAG RTL verification within any UVM. Able to debug simulation fails effectively utilizing debug tools like Synopsis Verdi. Basics of system Verilog, Basics of UVM, and preferably System Verilog assertions Scripting knowledge of TCL/Perl. Job Category VLSI (Silicon engineering) Job Type Full Time Job Location IndiaBangalore

We are currently seeking a skilled QA Automation professional to join our team at Beesolver Technology in Chandigarh/Mohali. As a QA Automation, you will be responsible for ensuring the quality of our products through various testing methodologies. Your responsibilities will include having a strong understanding of QA methodologies, both manual and automation testing, including load and performance testing. You will also be involved in designing and maintaining automation frameworks for Web, API, and event-driven applications. Proficiency in functional API testing using JMeter with Groovy scripting is essential, along with experience in JSON/XML parsing, assertions, and data correlation. In addition, you should possess solid programming skills in languages such as Java, Python, JavaScript, or TypeScript. Experience in web UI automation using tools like Playwright, Selenium, and TestNG is also required. You should be proficient with tools such as Postman, REST Assured, SoapUI, Maven, JUnit, and Pytest. Furthermore, you should be skilled in performance testing using JMeter, BlazeMeter, and related tools, and have a good command over SQL for backend data validation. Exposure to CI/CD processes using Jenkins and cloud platforms like Google Cloud is preferred. Familiarity with Docker, Kubernetes, containerization, RabbitMQ, Redpanda, and microservices architecture would be a plus. This is a full-time, permanent position with benefits including paid time off, Provident Fund, yearly bonus, and a day shift schedule. The work location is in person at our office in Chandigarh/Mohali. If you meet the above requirements and are looking to join a dynamic team in the technology industry, we would love to hear from you.,

Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements. Minimum Qualifications: Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience. OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field. In this role You will be interacting closely with the product definition and architecture team. Developing implementation (microarchitecture and coding) strategies to meet quality, and PPAS (Performance Power Area Schedule) goals for Sub-system. Define various aspects of the block level design such as block diagram, interfaces, clocking, transaction flow, pipeline, low power etc. Perform as well as lead a team of engineers on RTL coding for Sub-system/SOC integration, function/performance simulation debug. Drive Lint/CDC/FV/UPF checks to ensure design quality. Develop Assertions as part of white-box testing-coverage. Work with stakeholders to discuss the right collateral quality and identify solutions/workarounds. Work towards delivering with key design collaterals (timing constraints, UPF etc.). Desired Skillset: Good understanding of low power microarchitecture techniques and AI/ML systems. Thorough knowledge of Computer system architecture, including design aspects of AI/ML designs. Experience in high performance design techniques and trade-offs in a Computer microarchitecture. Good understanding of principals of NoC Design Define Performance (Bandwidth, Latency) and Bus transactions sizing based on usecases across Voltage/Frequency corners Working with Power and Synthesis teams on usecases, dynamic power and datapath interactions Knowledge of Verilog / System Verilog. Experience with simulators and waveform debugging tools Working with SOC DFT and PD teams as part of collaterals exchanges Knowledge of logic design principles along with timing and power implications Applicants Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries). Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law. To all Staffing and Recruiting Agencies Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications. If you would like more information about this role, please contact Qualcomm Careers.

Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: 5 to 8 years of experience in RTL verification. Develop deep understanding of 3-D Graphics hardware pipeline, feature sets, data paths, block functionalities & interfaces Strategize, brainstorm, and propose a DV environment, develop test bench, own test plan, debug all RTL artefacts, and achieve all signoff matrices Collaborate with worldwide architecture, design, and systems teams to achieve all project goals Currently, we are looking for candidates who can match one or more of the profiles listed below, Strong knowledge in developing UVM based System Verilog TBs and assertion/coverage driven verification methodologies Inclination towards the Core level verification and experience in GPU/CPU/any core level verification is a plus Knowledge about the GPU pipeline is a plus, not mandatory Proficiency with formal tools- working knowledge of Property based FV is a plus, not mandatory Perl/Python scripts for automation in managing regressions, optimize run time, manage database and bug Strong communication skills (both written and verbal) Most importantly, ability to learn, improve and deliver Minimum Qualifications: Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience. OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience. Applicants Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries). Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law. To all Staffing and Recruiting Agencies Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications. If you would like more information about this role, please contact Qualcomm Careers.

Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: Our team here works on the Verification of advanced IP's, HW Accelerators and Subsystem for AI/ML/DL Applications Being part of this team will give you exposure to the design and verification of latest Qualcomm AI/ML/DL IP's/Core Being a part of the DV Team, you will work on Functional , Formal Power aware and Gate level simulation Get to work on the latest and cutting-edge tech nodes Required to work on IP verification and own various DV tasks from Test plan creation, coverage model development, test case writing and coverage closure. Should be proficient in System-Verilog and scripting language like Shell, Perl . Must have RTL/gate level simulation debug experience. Should have a working knowledge of bus protocols like AHB/AXI . Candidates should have 5-8 years experience. Good in SV, UVM, Assertions, GLS Solid knowledge of C and Scipting language like python Working knowledge of bus protocol like AHB/AXI Minimum Qualifications: Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience. OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience. Applicants Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries). Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law. To all Staffing and Recruiting Agencies Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications. If you would like more information about this role, please contact Qualcomm Careers.

Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: Candidate will be responsible for IP Level Verification of Qualcomm Spectra Camera Sub Systems Modules for next gen Qualcomm product portfolio. This role will require the candidate to understand details of the camera signal processing modules, verify them at module & subsystem level for enhanced features. Engineer should independently be able to own the verification of IP level modules end to end with continuous enhancements and collaborate with IP Verification, Design and System leads. Necessary skills/experience: 1+ years of experience in RTL design verification using SystemVerilog/UVM and industry-standard simulation tools (Mandatory) Experience in power aware simulation is a big plus Experience on camera verification is a big plus Expertise in Coverage closure , RTL debug skills Expertize in SV – UVM, Assertions based verification, DPI Familiarity in Firmware/emulation (exVeloce) based verification , GLS Familiarity with bus protocols like AHB, AXI, ARM based system architecture Experience with Perl, Python, or similar scripting language Excellent problem solving skills & Verification aptitude Minimum Qualifications: Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field. Minimum Qualifications: Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience. OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field.

Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements. Minimum Qualifications: Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience. OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience. Join Qualcomm's design verification team in verifying the Digital Low Power IPs for exciting products targeted for 5G, AI/ML, compute, IOT, and automotive applications. The team is responsible for the complete design verification lifecycle (including Functional, Low Power Verification, Gate Simulation, Formal Verification) from system-level concept to tape out and post-silicon support.Responsibilities:Define pre-silicon and post-silicon testplans based on design specs and using applicable standards working closely with design team.Architect and develop the testbench using advanced verification methodology such as SystemVerilog/UVM, Low power verification, Formal verification and Gate level simulation to ensure high design quality.Author assertions in SVA, develop testcases, coverage models, debug and ensure coverage closure.Work with digital design, analog circuit design, modeling, controller/subsystem, & SoC integration teams to complete the successful IP level verification, integration into subsystem and SoC, and post-silicon validation.Minimum Qualifications:Master's/Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field.8+ years ASIC design verification, or related work experience.Knowledge of a HVL methodology like SystemVerilog/UVM.Experience working with various ASIC simulation/formal tools such as VCS, Xcellium/NCsim, Modelsim/Questa, VCFormal, Jaspergold, 0In and others.Preferred Qualifications:Experience with Low power design verification, Formal verification and Gate level simulation.Knowledge of standard protocols such as Power Management Flows, PCIe, USB, MIPI, LPDDR, etc. will be a value addExperience in scripting languages (Python, or Perl).

Hands-on experience in IP-level Design Verification using SystemVerilog and UVM. Strong in testbench architecture, assertions, coverage, and protocol checks. Good debugging skills and experience with regressions, simulations, and functional coverage. Required Candidate profile Strong hands-on in SV/UVM, IP-level testbench, coverage, assertions, and protocol verification. Proficient in debug, simulation tools, and regression handling. Self-driven, detail-oriented

Mirafra Technologies is looking for experienced Design Verification Engineers to join our dynamic team in Hyderabad/Bangalore If you're passionate about digital design and verification and want to work on cutting-edge SoC projects, this is the opportunity for you! Key Responsibilities: Develop and execute test plans and testbenches using SystemVerilog/UVM Perform functional and code coverage analysis Debug RTL and testbench issues efficiently Collaborate with design and architecture teams to ensure verification completeness Required Skills: Strong coding skills in Verilog Hands-on experience with SystemVerilog and UVM-based verification Experience in SoC/IP level verification Good understanding of design verification methodologies , assertions, and coverage Familiarity with debugging tools , simulation , and scripting (Python/Tcl/Perl) Preferred Skills: Exposure to high-speed protocols (PCIe, USB, Ethernet) Knowledge of formal verification or power-aware verification is a plus Why Join Mirafra? Work with global semiconductor leaders, gain deep technical exposure, and be part of a growing and collaborative team. Apply Now by sending your resume to swarnamanjari@mirafra.com

Design of DC-DC High Frequency Switching Power Supplies using Analog Devices large portfolio of Power Management Integrated Circuits. New DC-DC Monolithic (Integrated Power and Controller) Power Products definition. Validation of the new generation Power Management Integrated Circuits. Full product life-cycle ownership - Definition, Validation and Market Introduction. Mentor junior Product Applications Engineers Responsibilities include: Development of product evaluation kits and system reference design boards Circuit schematic design and PCB layout creation, review, and release Performance optimization and characterization in application circuits Validate new products, creating new test methodologies. Data collection for datasheets and release notes Collate results with design and test engineers. Technical support for key customers and field engineers Simulation of Power Electronics Converters Take ownership of quality and on-time delivery Minimum Requirements: Masters degree in Power Electronics At least 8 years of hands-on experience in developing switching power supplies. Basic understanding of transistor-level analog circuit design Strong written and verbal communication skills

Verification of mixed signal designs and sub-systems using leading edge verification methodologies. Development of directed and constrained random test cases in System Verilog Architect, implement, and/or manage complete metric-driven System Verilog and UVM verification environments as determined by project complexity Define test plans, tests and verification methodology for block / chip-level verification. Work with the design team in generating test-plans and closure of code and functional coverage. Continuous interaction with analog and digital teams in enabling top-level chip verification. Support post-silicon verification activities of the products working with design, product evaluation, and applications engineering team. Minimum qualifications BSEE + 7 years or MSEE + 5 years Digital and/or Mixed Signal IC verification experience. Strong written and verbal communication skills. Strong coding, object-oriented programming, and documentation skills. Strong System Verilog fluency in verification domain. System Verilog Assertion for Dynamic and Formal Verification. Experience in developing test benches, testcases using System Verilog and UVM Knowledge of test-plan generation, coverage analysis, transaction level modeling, pseudo and constrained random techniques, assertion based and formal verification techniques with System Verilog Knowledge of and capability to execute the entire digital verification process without significant assistance Preferred qualifications Knowledge/verification of custom digital interfaces (I2C, SPI, UART, etc.). Extensive experience with a scripting language (Perl, Python, C, etc.) Experience with Mixed signal verification Mixed-signal simulation (Cadence AMS), interfacing with analog functions Experience with writing Verilog-AMS and Real Number Models for Analog Functions Familiarity with verification on multiphase DC-DC controllers Experience with verification of ARM/RISC-V based sub-systems or SoCs. Experience with verification of voltage interfaces like PMBUS, AVS, SVID, SVI3. Experience with formal verification methodology

Dear Candidate, We are hiring a Python Developer to build scalable backend systems, data pipelines, and automation tools. This role requires strong expertise in Python frameworks and a deep understanding of software engineering principles. Key Responsibilities: Develop backend services, APIs, and automation scripts using Python. Work with frameworks like Django, Flask, or FastAPI. Collaborate with DevOps and data teams for end-to-end solution delivery. Write clean, testable, and efficient code. Troubleshoot and debug applications in production environments. Required Skills & Qualifications: Proficient in Python 3.x , OOP, and design patterns Experience with Django, Flask, FastAPI, Celery Knowledge of REST APIs, SQL/NoSQL databases (PostgreSQL, MongoDB) Familiar with Docker, Git, CI/CD, and cloud platforms (AWS/GCP/Azure) Experience in data processing, scripting, or automation is a plus Soft Skills: Strong troubleshooting and problem-solving skills. Ability to work independently and in a team. Excellent communication and documentation skills. Note: If interested, please share your updated resume and preferred time for a discussion. If shortlisted, our HR team will contact you. Kandi Srinivasa Delivery Manager Integra Technologies

Specify, design, and implement state-of-the-art verification environments for the DesignWare family of synthesizable cores. Perform verification tasks for IP cores, working closely with RTL designers. Drive ownership of critical areas of verification along with a team of talented verification engineers. Manage and own a team to develop and implement advanced test plans and test environments at both unit and system levels. Code and debug test cases, implementing complex checkers and assertions. Extract and review functional coverage (FC) and code coverage metrics, ensuring quality metric goals are met. Manage regressions and contribute to the continuous improvement of verification strategies and test environments. The Impact You Will Have: Enhance the quality and efficiency of our verification processes, ensuring robust and reliable IP cores. Contribute to the development of cutting-edge technologies that power the Era of Smart Everything. Enable the creation of high-performance silicon chips and software content, driving innovation in various industries. Collaborate with a global team of experienced verification engineers, fostering a culture of knowledge sharing and continuous learning. Play a key role in the success of Synopsys DesignWare IP Verification R&D team, contributing to our leadership in chip design and software security. What You'll Need: BS/MS in Electrical Engineering or Electronics and Communication Engineering with 10+ years of relevant experience. Proven experience in developing HVL (System Verilog/UVM) based test environments. Expertise in developing and implementing test plans, checkers, and assertions. Proficiency in extracting verification metrics such as functional coverage and code coverage. Experience with memory interface protocols (DDR, LPDDR) and IP design and verification processes.

Overview UVM Based verificaton at SOC level Responsibilities As a Senior Design Verification Engineer, you will define verification methodology and implement the corresponding verification plan for the SoC. You will participate in the design verification and bring-up of the SoC by writing relevant tests, coverages, assertions, developing automation infrastructure, debugging code, test benches, test harnesses, while interacting with the extended team. You will work closely with multi-disciplinary groups including Product Design, Audio Technology, Computer Vision, Hardware and Software Engineering, to create a multi-model SoC that enables development of world-class hardware devices. Bachelor’s/ Master’s degree or higher in EEE/ECE 5+ years or more of practical semiconductor design verification including System Verilog, UVM, GLS, assertions and coverage driven verification. Experience using multiple verification platformsUVM test bench, emulator, software environments Experience with industry standard IO interfaces like AMBA, CXL, USB, MIPI, PCIE, DDR etc. Experience defining verification methodologies Experience with test plan development, test bench infrastructure, developing tests and verifying the design Experience with writing directed/constrained-random tests Experience identifying bugs in architecture, functionality, and performance with strong overall debug skills Experience verifying at multiple levels of logic from SoCs to full system testing Experience with industry standard tools and scripting languages (Python) for automation Experience in SOC Architecture is a strong plus Experience with ARM/RISCV Experience with debugging system level issues Experience with industry standard IO interfaces like AMBA, USB, MIPI, PCIE etc. Experience with formal verification techniques Excellent verbal and written communication skills

Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: 5 to 8 years of experience in RTL verification. Develop deep understanding of 3-D Graphics hardware pipeline, feature sets, data paths, block functionalities & interfaces Strategize, brainstorm, and propose a DV environment, develop test bench, own test plan, debug all RTL artefacts, and achieve all signoff matrices Collaborate with worldwide architecture, design, and systems teams to achieve all project goals Currently, we are looking for candidates who can match one or more of the profiles listed below, Strong knowledge in developing UVM based System Verilog TBs and assertion/coverage driven verification methodologies Inclination towards the Core level verification and experience in GPU/CPU/any core level verification is a plus Knowledge about the GPU pipeline is a plus, not mandatory Proficiency with formal tools- working knowledge of Property based FV is a plus, not mandatory Perl/Python scripts for automation in managing regressions, optimize run time, manage database and bug Strong communication skills (both written and verbal) Most importantly, ability to learn, improve and deliver Minimum Qualifications: Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 4+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience. OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.