5 Uvm Jobs
Job Alert
Get alerts for new jobs matching your selected skills, preferred locations, and experience range. Manage Job Alerts
8.0 - 10.0 years
Bengaluru, Karnataka, India
On-site
Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 8 years of experience with verification methodologies and languages such as UVM and SystemVerilog. Experience verifying digital systems using standard IP components/interconnects (e.g., microprocessor cores, caches, hierarchical memory subsystems, DDR/LPDDR). Experience in developing and maintaining verification testbenches, test cases, and test environments. Preferred qualifications: Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture. 10 years of ...
Posted 1 week ago
5.0 - 9.0 years
Chennai, All india
On-site
As a Design Verification Lead, you will play a crucial role in leading verification engineers to guarantee the delivery of high-quality product releases within the specified timelines. Your responsibilities will involve collaborating effectively with cross-functional teams such as design engineering and hardware development. In addition, you will be responsible for developing testbenches utilizing SystemVerilog/UVM OOP principles. Your expertise will be crucial in suggesting optimization techniques for complex HDL code. **Key Responsibilities:** - Lead verification engineers to ensure high-quality product releases within specified timelines. - Collaborate effectively with cross-functional te...
Posted 2 weeks ago
8.0 - 10.0 years
Bengaluru, Karnataka, India
On-site
Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 8 years of experience with Design Verification of Subsystem (SS) or SoC designs. Experience in Python or Perl for automating verification environments, data processing including digital logic, pipeline architectures and common bus protocols (e.g., AXI, AHB). Experience in SystemVerilog (SV) and UVM for ASIC/IP verification. Experience in building Portable Stimuli based test/test bench framework. Preferred qualifications: Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis o...
Posted 2 weeks ago
4.0 - 8.0 years
Hyderabad, All india
On-site
As a Senior Design Verification Engineer, you will be responsible for the following tasks: - Developing SV / UVM test benches and coding test cases - Analyzing and closing code and functional coverage - Collaborating with the team to achieve verification closure - Utilizing experience with Python or any other scripting language, which is considered a plus - Having working knowledge of bus protocols such as AXI, APB, UART, and IJTAG protocols, which is an advantage You should have 4 to 6 years of experience in this field. The location for this position is Hyderabad. As a Senior Design Verification Engineer, you will be responsible for the following tasks: - Developing SV / UVM test benches an...
Posted 3 weeks ago
8.0 - 10.0 years
10 - 20 Lacs
Bengaluru
Work from Office
About the Role We are a fast-growing semiconductor startup building next-generation ASIC and SoC products. We are looking for a Senior / Lead RTL Design Engineer who will own critical RTL blocks and subsystems from specification through silicon and play a key role in architecture definition, integration, and design quality. This role is intended for engineers who have taken multiple designs to tape-out, can independently drive micro-architecture and RTL closure, and act as a technical leader and mentor while collaborating closely with architecture, verification, physical design, DFT, and firmware teams. Key Responsibilities RTL Architecture & Design Ownership Own end-to-end RTL development f...
Posted 1 month ago
Exploring UVM Jobs in India
The job market for Universal Verification Methodology (UVM) professionals in India is experiencing significant growth as the demand for skilled engineers in the field of semiconductor verification continues to rise. UVM is a standardized methodology for verifying integrated circuit designs, making it a crucial skill in the semiconductor industry.
Top Hiring Locations in India
- Bangalore
- Hyderabad
- Pune
- Chennai
- Noida
Average Salary Range
The average salary range for UVM professionals in India varies based on experience levels: - Entry-level: INR 4-6 lakhs per annum - Mid-level: INR 8-12 lakhs per annum - Experienced: INR 15-25 lakhs per annum
Career Path
Typically, a career in UVM progresses as follows: 1. Junior Verification Engineer 2. Verification Engineer 3. Senior Verification Engineer 4. Verification Lead 5. Verification Manager
Related Skills
In addition to UVM expertise, professionals in this field are often expected to have knowledge of: - SystemVerilog - Verilog - FPGA design - Scripting languages (e.g., Perl, Python)
Interview Questions
- What is UVM and why is it important in semiconductor verification? (basic)
- Explain the differences between UVM and OVM. (medium)
- How do you handle constrained random verification in UVM? (medium)
- What is a virtual interface in UVM? (basic)
- Describe the phases of a UVM testbench. (medium)
- How do you debug a UVM testbench? (medium)
- Explain the role of sequences and sequencers in UVM. (medium)
- What is a factory in UVM and how is it used? (medium)
- How do you handle clock-domain crossings in UVM verification? (advanced)
- What are the advantages of using UVM for verification? (basic)
- Describe the differences between UVM sequences and transactions. (medium)
- How do you implement scoreboard verification in UVM? (medium)
- Explain the concept of coverage-driven verification in UVM. (medium)
- How do you handle error reporting and handling in UVM? (medium)
- What is a virtual sequencer in UVM and when would you use it? (advanced)
- Describe the UVM phases and their order of execution in a testbench. (medium)
- How do you handle data synchronization in a UVM testbench? (advanced)
- Explain the concept of reusable sequences in UVM. (medium)
- How do you handle complex data types in UVM? (medium)
- What are the different types of UVM components and their roles? (medium)
- How do you create a custom UVM component? (medium)
- Describe the UVM configuration database and its usage. (medium)
- What are the different types of UVM reports and how do you control them? (basic)
- How do you implement functional coverage in a UVM testbench? (medium)
- Explain the concept of virtual sequences in UVM. (advanced)
Closing Remarks
As you navigate the job market for UVM roles in India, it's essential to showcase your skills and knowledge confidently during interviews. By preparing thoroughly and staying up-to-date with industry trends, you can position yourself as a strong candidate for exciting opportunities in the semiconductor verification field. Good luck!
Start Your Job Search Today
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
Please Verify Your Phone or Email
We have sent an OTP to your contact. Please enter it below to verify.
Featured Companies
-
Blinkit Private Limited
1047 Jobs |
-
Marriott International
429 Jobs |
-
Uplers
391 Jobs | Ahmedabad
-
Tata Consultancy Services
368 Jobs | Thane
-
Wipro
365 Jobs | Bengaluru
-
Genpact
313 Jobs | New York,NY
-
Turing
273 Jobs | San Francisco
-
Confidential
272 Jobs | Silicon Valley
-
Virtusa
259 Jobs | Southborough
-
Aditya Birla Capital
256 Jobs | Mumbai