Verification Engineer || VLSI

4 - 9 years

15 - 30 Lacs

Posted:23 hours ago| Platform: Naukri logo

Apply

Work Mode

Work from Office

Job Type

Full Time

Job Description

Job Title:

Job Location:

Experience:

Verification Engineer

Responsibilities:

  • Perform

    Static Timing Analysis

    at block, cell, and full-chip levels for DRAM/memory designs.
  • Characterize standard cells (up to 40% effort) using

    PrimeLib, SiliconSmart

  • Create and validate .lib files, write ARC for cell characterization, and run QA checks.
  • Develop timing constraints, analyze STA reports, and ensure violation closure.
  • Collaborate with design teams on parasitic modeling, validation experiments, and tape-out revisions.
  • Drive standardization across verification flows and contribute to innovation in next-gen memory products.

Mandatory Skills:

  • STA tools (Synopsys PrimeTime / Cadence Tempus)
  • Standard Cell Characterization (.lib, ARC, QA)
  • Strong circuit understanding (digital/analog mix, block to full-chip)
  • Timing constraints and violation debug

Good to Have:

  • TSMC process certification
  • Low-power timing closure experience
  • Scripting (TCL, Python, Perl)
  • Parasitic modeling exposure
  • Hands-on with reticle experiments or silicon validation

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now
Acesoft Labs logo
Acesoft Labs

IT Services and IT Consulting

Bangalore Karnataka

RecommendedJobs for You