Senior Design Verification Engineer

4 - 9 years

6 - 10 Lacs

Posted:17 hours ago| Platform: Naukri logo

Apply

Work Mode

Work from Office

Job Type

Full Time

Job Description

  • Define DV strategy and metrics, leading test plan creation and benchmark definitions from specs to emulation levels
  • Architect, maintain, and enhance UVM/OVM testbenches across block and full chip levels 
  • Drive coverage closure: code & functional coverage, assertion validation, power aware UPF/CPF tests
  • Automate regression flows, debug regressions using waveform tools, and debug RTL Mentor and lead a verification team, manage DV execution, and escalate issues to maintain schedule 
  • Support tool agnostic EDA ecosystem, including simulation (e.g., NCVerilog), lint tools, emulation platforms, and debug environments
  • Collaborate with architects and design owners to interpret specs, create use case scenarios, and influence feature verifiability

OK

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now
Han Digital Solution logo
Han Digital Solution

Information Technology

Metro City

RecommendedJobs for You

hubli, mangaluru, mysuru, bengaluru, belgaum