Posted:4 days ago| Platform:
Work from Office
Full Time
Responsibilities: Build and guide a team of DFT engineers to deliver the architecture and the DFT deliveries towards SOC development. Engage with the RTL & physical design program management to plan and execute the DFT deliveries. Work with cross-functional teams (e.g., design, verification, test engineering) to integrate DFT features effectively. Required education Bachelor's Degree Preferred education Master's Degree Required technical and professional expertise : At least 10+ years of experience in DFT implementation / methodology Strong understanding of digital design and test principles. Proficiency in DFT techniques, such as scan insertion, BIST, and Automatic Test Pattern Generation (ATPG), MBIST insertion Experience with EDA tools , Synopsys and Cadence &scripting languages (e.g., Python, TCL). Knowledge of IC design flows, verification tools, and fault models Ability to identify, analyze, and resolve testing challenges. Work effectively within multidisciplinary teams, communicating complex technical details clearly. Ensure thorough testing, comprehensive fault coverage, and alignment with industry standards. Technically lead/managed 10 - 15 DFT engineers to deliver DFT implementation on SOC Preferred technical and professional experience NA
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Bengaluru
9.0 - 13.0 Lacs P.A.
Greater Bengaluru Area
Salary: Not disclosed
60.0 - 85.0 Lacs P.A.
3.0 - 7.0 Lacs P.A.
Bengaluru
9.0 - 13.0 Lacs P.A.
Bengaluru
13.0 - 18.0 Lacs P.A.
15.0 - 20.0 Lacs P.A.
50.0 - 90.0 Lacs P.A.
Hyderabad
4.0 - 7.0 Lacs P.A.
Experience: Not specified
1.0 - 4.0 Lacs P.A.