Posted:1 hour ago|
Platform:
Work from Office
Full Time
Were looking for a talented GLS (Gate-Level Simulation) Verification Engineer with strong experience in verifying complex SoCs using industry-standard tools and methodologies.
* Hands-on experience in GLS verification using Cadence Xcelium (mandatory) and Synopsys VCS.
* Minimum 3 years of GLS experience with a solid understanding of gate-level verification flows.
* Good understanding of physical design concepts relevant to GLS verification.
* Strong knowledge of SystemVerilog and UVM-based testbench environments.
* Experience with DDR or HBM PHY GLS will be an added advantage.
* Basic understanding of SoC design and common bus protocols (AMBA, AXI, AHB) is a plus.
Proxelera
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
bengaluru
8.0 - 18.0 Lacs P.A.
bengaluru
4.0 - 7.0 Lacs P.A.
bengaluru
4.5 - 6.0 Lacs P.A.
bengaluru
40.0 - 45.0 Lacs P.A.
bengaluru
5.0 - 8.0 Lacs P.A.
Bengaluru
12.0 - 22.0 Lacs P.A.
Hyderabad / Secunderabad, Telangana, Telangana, India
4.5 - 8.5 Lacs P.A.
bengaluru
8.0 - 18.0 Lacs P.A.
hyderabad, bengaluru
8.0 - 18.0 Lacs P.A.
bengaluru
9.0 - 13.0 Lacs P.A.