Get alerts for new jobs matching your selected skills, preferred locations, and experience range. Manage Job Alerts
5.0 - 7.0 years
4 - 25 Lacs
bengaluru, karnataka, india
On-site
Total Experience: 57 years in SoC verification, with 3+ years of GLS-specific experience. GLS Expertise: Hands-on with Zero Delay, SDF, and PAGLS flows. Debugging Skills: Strong analytical and debugging capabilities in gate-level environments. Verification Knowledge: Proficient in SystemVerilog, UVM, and testbench development. EDA Tools: Experience with Synopsys Verdi, Cadence NC-Sim, and related tools. Architecture Understanding: Solid grasp of SoC architecture, integration, and verification flows.
Posted 1 month ago
3.0 - 8.0 years
8 - 18 Lacs
bengaluru
Work from Office
Job Description: Were looking for a talented GLS (Gate-Level Simulation) Verification Engineer with strong experience in verifying complex SoCs using industry-standard tools and methodologies. Key Responsibilities & Skills: * Hands-on experience in GLS verification using Cadence Xcelium (mandatory) and Synopsys VCS. * Minimum 3 years of GLS experience with a solid understanding of gate-level verification flows. * Good understanding of physical design concepts relevant to GLS verification. * Strong knowledge of SystemVerilog and UVM-based testbench environments. * Experience with DDR or HBM PHY GLS will be an added advantage. * Basic understanding of SoC design and common bus protocols (AMBA,...
Posted 2 months ago
5.0 - 10.0 years
5 - 11 Lacs
hyderabad, bengaluru
Work from Office
Position: Sr.Design Verification Engineer-Lead and above Experience: 5+ years to 30 years Location - Bangalore/Hyderabad Notice period: immediate to 30 days most preferable. Position Description: To be part of a highly skilled ASIC Team working on the newest technology nodes Responsible for overall IP verification from test plan creation, UVM development to signoff. Pair with similar domain specialists across other geographical locations on core technical initiatives SKILLS required: Good knowledge of System Verilog TB, UVM Methodology, Debug and VIP Development Exposure of SERDES/UNIPRO/PCIE/UFS/DDR protocols is an advantage Exposure to verification of complex high speed PHY Proven track re...
Posted 2 months ago
3.0 - 8.0 years
5 - 10 Lacs
Bengaluru
Work from Office
GLS Verification Create or modify testbenches compatible with gate-level netlists. Set up timing annotations using SDF (Standard Delay Format) files. Configure simulation tools (like VCS, ModelSim, or Xcelium) for GLS.
Posted 6 months ago
6.0 - 15.0 years
4 - 8 Lacs
Hyderabad / Secunderabad, Telangana, Telangana, India
On-site
Experience range : 6-15 Yrs Location : Hyderabad Availability : Immediate 30 days GLS Verification | Job Description : Verify and debug low-power design Debug SDF Back Annotated Gate Simulations Collaborate with cross-functional teams to define and execute gate-level simulation test plans. Develop and implement gate-level simulation strategies for complex digital designs. Conduct gate-level simulations to verify the functionality and performance of digital designs. Work closely with design and verification teams to identify and resolve issues at the gate level. Utilize your expertise in SV and UVM to optimize and enhance the gate-level simulation process. Ensure compliance with industry stan...
Posted 6 months ago
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Accenture
174558 Jobs | Dublin
Wipro
55192 Jobs | Bengaluru
EY
44116 Jobs | London
Accenture in India
37169 Jobs | Dublin 2
Turing
30851 Jobs | San Francisco
Uplers
30086 Jobs | Ahmedabad
IBM
27225 Jobs | Armonk
Capgemini
23907 Jobs | Paris,France
Accenture services Pvt Ltd
23788 Jobs |
Infosys
23603 Jobs | Bangalore,Karnataka