Posted:3 hours ago|
Platform:
Work from Office
Full Time
Understand the standards/specifications
Architecture development and documenting implementation level details
Hands on work for every aspect of verification cycle
Responsible for the compliance with the latest Methodologies.
Developing Verification IPs
Define Functional Coverage matrix and Comprehensive Test plan
Regression management and functional coverage closure
DUT integration and verification for IP delivery sign-off
Leading small team
Person Specification
Required Skills
Hands-on experience of complete verification cycle with strong verification concepts
Strong knowledge of Verilog, SystemVerilog and UVM
Experience in UVM based Verification IP development
Experience in AMBA AXI/AHB/APB System buses
Hands on work experience on any of PCIe/Eth/USB/DDR etc.
Hands on experience with System Verilog Assertions
Scripting for automation, release process, simulations, regressions
Good command over written and oral communication
Desirable Skills
DV Engineer, Design Verification, Verification Engineer
MosChip
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
hyderabad
3.0 - 6.0 Lacs P.A.
bengaluru
15.0 - 30.0 Lacs P.A.
bengaluru, karnataka, india
Salary: Not disclosed
hyderabad, bengaluru
35.0 - 70.0 Lacs P.A.
bengaluru
5.0 - 9.0 Lacs P.A.
hyderabad, telangana, india
Experience: Not specified
Salary: Not disclosed
greater bengaluru area
Salary: Not disclosed
bengaluru, karnataka, india
Salary: Not disclosed
hyderabad, telangana, india
Salary: Not disclosed
hyderabad, telangana, india
Experience: Not specified
0.5 - 4.0 Lacs P.A.
