Senior Design Verification Engineer

0 years

0 Lacs

Posted:1 week ago| Platform: Linkedin logo

Apply

Work Mode

On-site

Job Type

Full Time

Job Description

JD Design Verification

• Understanding the business requirements and functional specifications of the IPs, subsystems and SOC

• Creating Verification Environment Architecture document

• Reviewing and Revising: working towards meeting agreed upon acceptance criteria

• Developing code in System Verilog, UVM (Universal Verification Methodology), C for Unit, Subsystem and SOC level verification

• Performing RTL simulations using Synopsys and Cadence simulators

• Debugging and resolving problems found by simulations .Performance test plan development and maintenance

• Development of transactors, monitors and models for performance verification.

• Implement performance verification flow including monitoring, synchronization, reporting and self-checking mechanisms

• Provide full report of performance metrics and bottlenecks

• Tracking tickets and code releases using Bug Tracking tool and GIT

• Performing UPF (Unified Power Format) based Power Aware simulations

• Coding of Assertion and Functional Coverage bins in SVA (System Verilog Assertions)

• Code & Functional Coverage Closure

Performing Gate Level simulations .Preparing and conducting reviews of Verification Sign-off documents to ensure SOC tape-out quality

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now

RecommendedJobs for You