Jobs

Tools

Upskill and Grow with AI

Mock Interview Practice interviews in realistic simulations

Coding Practice Improve your coding skills with challenges

Certification Earn certifications to validate your skills

AI Learning Get trained with AI expert sessions

Career Path AI insights for smarter career decisions

AI Job Match Score AI-Powered Job Match Against Your Resume and Optimize Your Resume

Career Tools and Resources

Resume Builder Build Professional Resume with Ease

ATS Friendliness Check Check Resume Friendliness for Applicant Tracking Systems

Auto Apply Apply to hundreds of jobs on any platform effortlessly

Interview Questions Streamline interviews with ready-to-use questions

Salaries Discover market-driven salary insights across skillsets and geographies

Companies Explore leading companies actively hiring talent
For Employers

Resume

Home
>
Jobs in Hyderabad
>
BITSILICA
>
RTL Design Lead /Manager

RTL Design Lead /Manager

0 years

|

0 Lacs

Hyderabad Telangana India

Posted:6 days ago| Platform:

Apply

Skills Required

design drive architecture development ip verilog systemverilog interfacing verification dft coding synthesis integration support spec flow linting debugging power usb ethernet scripting python perl tcl automate synopsys mentoring electrical engineering

Work Mode

On-site

Job Type

Full Time

Job Description

Job Summary: We are looking for a highly experienced RTL Design Lead to drive the architecture, micro-architecture, and RTL development of digital IP/SoC blocks. The ideal candidate should have a solid background in RTL design using Verilog/SystemVerilog, along with experience in leading teams and interfacing with verification, DFT, and physical design teams. Key Responsibilities: Lead RTL design activities for complex IPs or SoC sub-systems. Work closely with architects to translate high-level specifications into micro-architecture and RTL. Drive design reviews, coding standards, and technical quality. Define and implement RTL design methodologies and flows. Collaborate with verification, DFT, synthesis, and backend teams to ensure successful integration and tapeout. Guide and mentor junior designers in the team. Support silicon bring-up and debug as needed. Required Skills: Proven track record of delivering IP or SoC designs from spec to GDSII. Experience in micro-architecture development , pipelining, and clock-domain crossing. Good understanding of ASIC design flow , including synthesis, STA, and linting. Hands-on experience with AMBA protocols (AXI/APB/AHB) and other standard interfaces. Strong debugging and problem-solving skills. Familiarity with low-power design techniques is a plus. Preferred Skills: Exposure to high-speed protocols (PCIe, USB, Ethernet, etc.). Familiarity with scripting languages (Python, Perl, TCL) to automate design tasks. Experience with tools like Synopsys DC, Spyglass, Verdi, VCS, etc. Prior experience in leading and mentoring a small team. Educational Qualification: Bachelor’s or Master’s degree in Electronics/Electrical Engineering or related field. Show more Show less

More Jobs at BITSILICA

Senior Design Verification Engineer

Hyderabad, Telangana, India

10.0 - 10.0 yrs

Salary: Not disclosed

Senior Design Verification Engineer

Bengaluru, Karnataka, India

Salary: Not disclosed

Senior Design Verification Lead /Manager

Hyderabad, Telangana, India

Salary: Not disclosed

RTL Design Lead /Manager

Hyderabad, Telangana, India

Experience: Not specified

Salary: Not disclosed

Verification Lead

Hyderabad, Telangana, India

Salary: Not disclosed

Mock Interview

Practice Video Interview with JobPe AI

Start Design Interview Now

My Connections BITSILICA

Download Chrome Extension (See your connection in the BITSILICA )

chrome image

5 Jobs

RecommendedJobs for You

RTL Design Lead /Manager

Hyderabad, Telangana, India

RTL Design Lead /Manager

Hyderabad, Telangana, India