Posted:3 weeks ago|
Platform:
On-site
Full Time
Over 8 years of digital IP verification, advanced knowledge of ASIC/SOC Design flow and state of the art verification flow Proficient with Verilog, System Verilog and UVM. · Good in UVM concepts and SystemVerilog language. (SVA, UVM scoreboard) · Good in defining and developing UVM based verification frameworks, testbenches, processes and flows. · Good in working in Linux and Windows environments. · Familiarity with power aware simulation and firmware/hardware co-verification is a plus. · Familiarity with industry standard high-speed protocols such as USB, PCIE, UFS, SATA, Ethernet is a plus. · Familiarity with industry standard interconnects such as AMBA (AXI, APB, AHB) is a plus. Show more Show less
BITSILICA
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
My Connections BITSILICA
Bengaluru, Karnataka, India
Salary: Not disclosed
Bengaluru, Karnataka, India
Salary: Not disclosed
Bengaluru / Bangalore, Karnataka, India
7.0 - 10.0 Lacs P.A.
30.0 - 35.0 Lacs P.A.
Bangalore Urban, Karnataka, India
Experience: Not specified
Salary: Not disclosed
Pune, Maharashtra, India
Salary: Not disclosed
Ahmedabad, Gujarat, India
Salary: Not disclosed
Bengaluru, Karnataka, India
Salary: Not disclosed
Hyderabad
25.0 - 40.0 Lacs P.A.
Bengaluru
30.0 - 45.0 Lacs P.A.