Jobs

Interviews
Job Alerts
Tools

Upskill and Grow with AI

Mock Interview Practice interviews in realistic simulations

Coding Practice Improve your coding skills with challenges

Certification Earn certifications to validate your skills

AI Learning Get trained with AI expert sessions

Career Path AI insights for smarter career decisions

AI Job Match Score AI-Powered Job Match Against Your Resume and Optimize Your Resume

Career Tools and Resources

Resume Builder Build Professional Resume with Ease

ATS Friendliness Check Check Resume Friendliness for Applicant Tracking Systems

Auto Apply Apply to hundreds of jobs on any platform effortlessly

Co-Pilot (Chrome Extension) Your AI Assistant for Seamless Browsing Efficiency

Interview Questions Streamline interviews with ready-to-use questions

Salaries Discover market-driven salary insights across skillsets and geographies

Companies Explore leading companies actively hiring talent
For Employers

Jobs

Interviews

Home
>
Jobs in Bengaluru
>
Smart Soc Solutions
>
Lead Verification Engineer-Low Power

Lead Verification Engineer-Low Power

Smart Soc Solutions

8 - 13 years

7 - 11 Lacs

Bengaluru

Posted:5 days ago| Platform:

Apply

Skills Required

usb perl system verilog scripting languages cadence soc verification c++ simulation design verification lpddr vhdl rtl design axi power management i2c tcl python asic verification c ovm uvm spi verilog silicon uart synopsys vcs synopsys vlsi pcie

Work Mode

Work from Office

Job Type

Full Time

Job Description

We are seeking a highly skilled and experienced Lead Verification Engineer with expertise in USB/LPDDR and a strong knowledge of Cadence VIP. The ideal candidate will have a deep understanding of low-power design and verification techniques.Responsibilities:

Develop and execute comprehensive verification strategies for USB/LPDDR subsystem designs, considering low-power design requirements. Collaborate with cross-functional teams to define verification goals and ensure alignment with project objectives.

Design and implement reusable, scalable, and efficient verification testbenches using SystemVerilog/UVM or C based . Leverage Cadence VIP and other verification IPs to accelerate the verification process.

Low-Power Design VerificationApply expertise in low-power design and verification techniques to ensure accurate and reliable verification of power management features, including power states, power domains, and power-aware verification methodologies.

Extensive experience (8+ years) in verification.

Strong knowledge of Cadence VIP and verification methodologies (SystemVerilog/UVM).

Proficiency in low-power design techniques and power-aware verification methodologies.

Hands-on experience with industry-standard simulation and verification tools (e.g., Cadence Incisive, Synopsys VCS, Mentor Questa).

Solid understanding of verification languages (SystemVerilog, VHDL) and scripting languages (Perl, Python, TCL).

Familiarity with industry standards and protocols related to USB (USB 2.0, USB 3.x) and LPDDR (LPDDR4, LPDDR5).

Job Category VLSI (Silicon engineering)
Job Type Full Time
Job Location IndiaBangalore

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Enhance Your Python Skills

Practice Python coding challenges to boost your skills

Start Practicing Python Now

Smart Soc Solutions

IT Services and IT Consulting

Login to

Please Verify Your Phone or Email

Confirm Action

Search

Profile

Upskill and Grow with AI

Lead Verification Engineer-Low Power