ASIC Digital Design, Architect

15 years

5 - 8 Lacs

Bengaluru

Posted:1 day ago| Platform:

Apply

Skills Required

design synopsys drive connect technology learning verification ip integration software content cutting collaborative interface ethernet signal support solver verilog scripting automation perl python communication development controller compliance simulations code simulation debugging networking electrical resolve analysis measurement

Work Mode

On-site

Job Type

Part Time

Job Description

We Are: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation. You Are: A highly motivated and experienced ASIC Digital Design Architect with a passion for cutting-edge technology and innovation. You thrive in a collaborative environment and have a proven track record of delivering high-quality results in the field of digital design and verification. You possess deep expertise in interface protocols such as Ethernet, PCIe, and CXL, and have a strong understanding of both analog and digital mixed-signal design. Your ability to debug, diagnose, and support complex systems makes you an invaluable asset to any team. You are a problem solver who enjoys tackling challenging technical issues and delivering solutions that exceed expectations. You have a strong foundation in functional verification methodologies, including UVM and System Verilog, and are adept at scripting and automation using tools like Perl and Python. Your excellent communication skills enable you to effectively collaborate with cross-functional teams and support customers in achieving their goals. What You’ll Be Doing: Acting as a technical expert in one or more interface protocols (e.g., Ethernet, PCIe) to support development, verification, silicon validation, and customer support. Reviewing SERDES/PHY/Controller IP specifications to ensure compliance with relevant protocols. Developing and reviewing verification plans and environments, with a preference for UVM-based methodologies. Performing RTL, GLS, and co-simulations, ensuring functional and code coverage closure. Delivering high-quality RTL and simulation models to customers, along with verification components for integration into their environments. Supporting customers with IP bring-up in simulation environments and debugging silicon issues post-production. Demonstrating Testchip+FPGA system demos for customers and at industry conferences. The Impact You Will Have: Ensuring the successful development and verification of Synopsys’ multi-protocol 112G PHY IP, a critical component for high-end networking and computing applications. Driving innovation in the design and validation of industry-leading IP solutions that support multiple electrical standards, including PCIe 6.0, 400G/800G Ethernet, and more. Enhancing customer satisfaction by delivering high-quality IP and providing exceptional support during integration and silicon bring-up. Contributing to the advancement of cutting-edge technologies in the Era of Smart Everything, enabling smarter and more connected devices. Strengthening Synopsys’ position as a leader in chip design and verification through your technical expertise and innovative solutions. Representing Synopsys at industry conferences, showcasing the company’s capabilities and building strong relationships with customers and partners. What You’ll Need: A B.Tech/M.Tech degree with 15+ years of relevant experience in ASIC design and verification. Expertise in interface protocols such as Ethernet, PCIe, CXL, JESD, and CPRI. Proficiency in functional verification methodologies, including VMM, OVM/UVM, and System Verilog. Experience with System Verilog Assertions, as well as code and functional coverage implementation and review. Fundamental knowledge of analog and digital mixed-signal design. Strong scripting and automation skills using Perl and Python. Excellent debugging and diagnostic skills to identify and resolve complex technical issues. Who You Are: A collaborative team player with strong communication and interpersonal skills. A detail-oriented professional with a commitment to delivering high-quality results. A proactive problem solver who thrives in a fast-paced, dynamic environment. A lifelong learner who stays up-to-date with the latest industry trends and technologies. A customer-focused individual who is dedicated to providing exceptional support and building lasting relationships. The Team You’ll Be A Part Of: You will join a highly skilled and collaborative team of engineers focused on developing and verifying Synopsys’ multi-protocol 112G PHY IP. This team leverages leading-edge design, analysis, simulation, and measurement techniques to deliver industry-leading solutions for high-end networking and computing applications. Together, you will drive innovation and shape the future of technology. Rewards and Benefits: We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

Mock Interview

Practice Video Interview with JobPe AI

Start Design Interview Now
Synopsys
Synopsys

Software Development

Sunnyvale California

10001 Employees

617 Jobs

    Key People

  • Aart de Geus

    Co-CEO and Chairman
  • Chi-Foon Chan

    Co-CEO and President

RecommendedJobs for You