Jobs

Interviews
Job Alerts
Tools

Upskill and Grow with AI

Mock Interview Practice interviews in realistic simulations

Coding Practice Improve your coding skills with challenges

Certification Earn certifications to validate your skills

AI Learning Get trained with AI expert sessions

Career Path AI insights for smarter career decisions

AI Job Match Score AI-Powered Job Match Against Your Resume and Optimize Your Resume

Career Tools and Resources

Resume Builder Build Professional Resume with Ease

ATS Friendliness Check Check Resume Friendliness for Applicant Tracking Systems

Auto Apply Apply to hundreds of jobs on any platform effortlessly

Co-Pilot (Chrome Extension) Your AI Assistant for Seamless Browsing Efficiency

Interview Questions Streamline interviews with ready-to-use questions

Salaries Discover market-driven salary insights across skillsets and geographies

Companies Explore leading companies actively hiring talent
For Employers

Home

Jobs

Home
>
Jobs in Bengaluru
>
Cisco
>
ASIC DFT Engineer | MBIST, Scan Insertion, JTAG, ATPG

ASIC DFT Engineer | MBIST, Scan Insertion, JTAG, ATPG

Cisco

7 - 12 years

9 - 14 Lacs

Bengaluru

Posted:15 hours ago| Platform:

Apply

Skills Required

python dft tetramax perl tcl asic physical design test architecture static timing analysis software testing simulation ip cad atpg design verification scan insertion rtl verilog functional verification debugging mbist system verilog eda tools

Work Mode

Work from Office

Job Type

Full Time

Job Description

Meet the Team

The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed in the industry.

Your Impact

Responsible for implementing the Hardware Design-for-Test (DFT) features that support ATE, in-system test, debug and diagnostics needs of the designs.
Responsible for development of innovative DFT IP in collaboration with the multi-functional teams, and play a key role in full chip design integration with the testability features coordinated in the RTL.
Work closely with the design/design-verification and PD teams to enable the integration and validation of the Test logic in all phases of the implementation and post silicon validation flows.
Your team will participate in the creation of Innovative Hardware DFT & physical design aspects for new silicon device models, bare die & stacked die, driving re-usable test and debug strategies.
The job requires the candidate to have the ability to craft solutions and debug with minimal mentorship.

Minimum Qualifications:

Bachelor's or a Masters Degree in Electrical or Computer Engineering required with at least 7+ years of experience.
Knowledge of the latest innovative trends in DFT, test and silicon engineering.
Background with Jtag protocols, Scan and BIST architectures, including memory BIST and boundary scan.
Background with ATPG and EDA tools like TestMax, Tetramax, Tessent tool sets, PrimeTime
Verification skills include, System Verilog Logic Equivalency checking and validating the Test-timing of the design

Knowledge of the latest innovative trends in DFT, test and silicon engineering.

Experience with Jtag protocols, Scan and BIST architectures, including memory BIST and boundary scan.
Prior experience with ATPG and EDA tools like TestMax, Tetramax, Tessent tool sets, PrimeTime
Prior experience working with Gate level simulation, debugging with VCS and other simulators.
Prior experience with Post-silicon validation and debug experience; Ability to work with ATE patterns, P1687
Prior experience with Scripting skills: Tcl, Python/Perl.

Preferred Qualifications:

Verilog design experience developing custom DFT logic & IP integration; familiarity with functional verification
DFT CAD development Test Architecture, Methodology and Infrastructure
Background in Test Static Timing Analysis
Past experience with Post silicon validation using DFT patterns.

More Jobs at Cisco

Commercial Solutions Engineer - Cyber Security , Networking

Mumbai

10 - 15 yrs

INR 10 - 11 Lacs

Business Development Manager

Bengaluru

5 - 10 yrs

INR 8 - 13 Lacs

Electrical Product Engineer

Bengaluru

4 - 9 yrs

INR 15 - 17 Lacs

Test Automation Engineer

Bengaluru

1 - 3 yrs

INR 8 - 9 Lacs

ASIC Engineer | 5+ years | (Floor planning , Place and route , Formal verification , Timing closure , Perl / Python / Scripting )

Ahmedabad, Gujarat, India

Experience: Not specified

Salary: Not disclosed

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Enhance Your Python Skills

Practice Python coding challenges to boost your skills

Start Practicing Python Now

Cisco

Software Development

San Jose CA

Login to

Please Verify Your Phone or Email

Confirm Action

Search

Profile

Upskill and Grow with AI

ASIC DFT Engineer | MBIST, Scan Insertion, JTAG, ATPG