Posted:2 days ago|
Platform:
Work from Office
Full Time
• Lead design of analog IPs PLLs, Bandgaps, LDOs, ADCs, DACs, amplifiers, oscillators, etc.
• Own end-to-end design: specs circuit design simulation layout post-layout silicon.• Perform PVT, Monte Carlo, noise, jitter, and reliability analysis.• Guide layout engineers and collaborate across design, AMS, and system teams.• Support silicon bring-up, debug, and characterization.• Mentor junior engineers and drive design best practices.
• 2+ years of experience in analog/mixed-signal circuit design.
• Strong CMOS fundamentals and hands-on experience with Cadence/Spectre/HSPICE.• Proven tape-out and silicon validation experience.• Expertise in core analog building blocks and modeling (Verilog-A/AMS).
Ambient Scientific
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
pune, chennai, bengaluru
8.5 - 16.0 Lacs P.A.
0.8 - 2.75 Lacs P.A.
bengaluru, karnataka, india
Salary: Not disclosed
noida, uttar pradesh
Salary: Not disclosed
karnataka
Salary: Not disclosed
4.8 - 14.4 Lacs P.A.
bengaluru, karnataka, india
Salary: Not disclosed
bengaluru
8.0 - 12.0 Lacs P.A.
bengaluru
8.0 - 12.0 Lacs P.A.
bengaluru
8.0 - 12.0 Lacs P.A.