Jobs

Interviews
Job Alerts
Tools

Upskill and Grow with AI

Mock Interview Practice interviews in realistic simulations

Coding Practice Improve your coding skills with challenges

Certification Earn certifications to validate your skills

AI Learning Get trained with AI expert sessions

Career Path AI insights for smarter career decisions

AI Job Match Score AI-Powered Job Match Against Your Resume and Optimize Your Resume

Career Tools and Resources

Resume Builder Build Professional Resume with Ease

ATS Friendliness Check Check Resume Friendliness for Applicant Tracking Systems

Auto Apply Apply to hundreds of jobs on any platform effortlessly

Co-Pilot (Chrome Extension) Your AI Assistant for Seamless Browsing Efficiency

Interview Questions Streamline interviews with ready-to-use questions

Salaries Discover market-driven salary insights across skillsets and geographies

Companies Explore leading companies actively hiring talent
For Employers

Jobs

Interviews

Home
>
Jobs in Noida
>
Synopsys
>
Sr. Engineer - Verification

Sr. Engineer - Verification

Synopsys

3 years

3 - 6 Lacs

Noida

Posted:3 days ago| Platform: GlassDoor logo

Apply

Skills Required

verification synopsys drive connect technology learning design ip integration software content collaborative verilog vhdl systemverilog communication test documentation development flow simulation planning reliability cutting power support scripting perl python tcl

Work Mode

Remote

Job Type

Part Time

Job Description

Category Engineering Hire Type Employee Job ID 12162 Remote Eligible No Date Posted 20/07/2025

Alternate Job Titles:

ASIC Verification, Sr. Engineer
Sr. Engineer, Digital Verification

We Are: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation. You Are: You are a highly motivated and innovative engineer with a strong background in high-speed protocols and a keen interest in growing your expertise through verification-related work. You thrive in a collaborative environment, working alongside experienced digital design and verification professionals. With a solid foundation in Verilog, VHDL, and/or SystemVerilog, you are eager to expand your knowledge and your skills to state-of-the-art products. Your excellent problem-solving abilities and strong communication skills enable you to identify and address design issues effectively. You are organized, detail-oriented, and capable of managing multiple tasks efficiently. With your passion for learning and exploring new technologies, you are committed to contributing to the success of our projects and the broader goals of Synopsys. What You’ll Be Doing:

Identify verification environment requirements from various sources, including specifications, design functionality, and interfaces.
Generate verification test plans, environment documentation, and usage documentation.
Define, develop, and verify complex UVM verification environments.
Evaluate and exercise various aspects of the development flow, including Verilog/SystemVerilog development, functional simulation, constraint development, test planning, behavioral modeling, and verification coverage metrics.
Identify design problems, propose corrective actions, and address inconsistencies in documented functionality.
Collaborate with cross-functional teams to ensure the successful integration and verification of projects.

The Impact You Will Have:

Ensure the robustness and reliability of our digital designs through meticulous verification processes.
Contribute to the development of cutting-edge technologies that power the Era of Smart Everything.
Enhance the overall quality and performance of our silicon IP products.
Help our customers bring differentiated products to market quickly and with reduced risk.
Drive continuous improvements in our verification methodologies and practices.
Support the growth and success of Synopsys by contributing to our reputation for innovation and excellence.

What You’ll Need:

Proven desire to learn and explore new state-of-the-art technologies.
Demonstrated proficiency in Verilog, VHDL, and/or SystemVerilog.
Experience with scripting languages such as BASH, TCSH, PERL, PYTHON, or TCL is a plus.
Understanding of verification methodologies such as UVM is a plus.
Strong organizational and communication skills.
3+ years of relevant experience in ASIC digital verification.

Who You Are:

A passionate and innovative engineer with a strong technical background.
Detail-oriented and capable of managing multiple tasks efficiently.
Excellent problem-solving abilities and a proactive approach to addressing challenges.
Strong communication skills, both written and spoken.
A collaborative team player who thrives in a dynamic and fast-paced environment.

The Team You’ll Be A Part Of: You will join an experienced and dedicated digital design and verification team focused on developing state-of-the-art products. Our team is committed to excellence and continuous improvement, working collaboratively to achieve our goals. You will have the opportunity to learn from experts in various fields and contribute to the success of our projects. Rewards and Benefits: We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

More Jobs at Synopsys

Anaplan Model Builder - Senior Staff

Chennai, Pune, Delhi, Mumbai, Bengaluru, Hyderabad, Kolkata

3 - 8 yrs

INR 5 - 10 Lacs

Staff ASIC RTL Digital Design Engineer

Pune

5 - 10 yrs

INR 16 - 17 Lacs

Layout Design, Sr Engineer

Pune

2 - 3 yrs

INR 4 - 5 Lacs

ASIC DFT, Engineer

Hyderabad

Experience: Not specified

INR 18 - 20 Lacs

Sr. Staff ASIC Verification Engineer

Pune

8 - 9 yrs

INR 11 - 12 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Enhance Your Python Skills

Practice Python coding challenges to boost your skills

Start Practicing Python Now

Synopsys

Software Development

Sunnyvale California

Login to

Please Verify Your Phone or Email

Confirm Action

Search

Profile

Upskill and Grow with AI

Sr. Engineer - Verification