Posted:2 months ago|
Platform:
Work from Office
Full Time
In this position, the candidate will be responsible for design of soft IP cores for Intel's next generation chips (including SOCs) for the different market segments.The engineer will be responsible for the execution and quality of at least 2 IPs and will sign off all design checks and interact with SOC for all integration issues Qualifications Qualification : Master of Science (or a Master of Technology) degree in Electrical Engineering with more than 12 years of relevant industry experience or a Bachelor of Science (Bachelor of Technology) degree in Electrical Engineering with more than 14 years of relevant industry experience. Experience : Relevant ASIC design/validation experience in front end processes including RTL development, functional and performance verification Expertise in design, development and integration of design blocks (IP) for system-on-chip (SoC) componentsExpertise in verilog and system verilog based logic design Experience in all design tools like linting, DC, CDC, LEC Experience in one/more of the following areas PCI_Express, USB, SATA, SDIO,MIPI and /or AMBA standards (OCP, AXI, AHB etc..) Knowledge of SVAKnowledge of RAS domain is a bonusKnowledge of considerations for performance, power and cost optimization is desirable
Intel
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Bengaluru
12.0 - 22.0 Lacs P.A.
Pune, Maharashtra, India
Salary: Not disclosed
Pune, Maharashtra, India
Salary: Not disclosed
15.0 - 20.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
8.5 - 16.5 Lacs P.A.
Salem, Tamil Nadu, India
8.5 - 16.5 Lacs P.A.
5.0 - 8.0 Lacs P.A.
7.0 - 12.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
2.0 - 6.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
2.0 - 4.0 Lacs P.A.