Jobs

Interviews
Job Alerts
Tools

Upskill and Grow with AI

Mock Interview Practice interviews in realistic simulations

Coding Practice Improve your coding skills with challenges

Certification Earn certifications to validate your skills

AI Learning Get trained with AI expert sessions

Career Path AI insights for smarter career decisions

AI Job Match Score AI-Powered Job Match Against Your Resume and Optimize Your Resume

Career Tools and Resources

Resume Builder Build Professional Resume with Ease

ATS Friendliness Check Check Resume Friendliness for Applicant Tracking Systems

Auto Apply Apply to hundreds of jobs on any platform effortlessly

Co-Pilot (Chrome Extension) Your AI Assistant for Seamless Browsing Efficiency

Interview Questions Streamline interviews with ready-to-use questions

Salaries Discover market-driven salary insights across skillsets and geographies

Companies Explore leading companies actively hiring talent
For Employers

Home
>
Jobs in delhi
>
Synopsys Inc
>
R&D Engineering, Staff Engineer - Design Verification/ VIP Verification Engineers

R&D Engineering, Staff Engineer - Design Verification/ VIP Verification Engineers

Synopsys Inc

5 - 8 years

0 Lacs

delhi delhi india

Posted:2 months ago| Platform:

Apply

Skills Required

engineering design verification synopsys drive connect technology learning ip integration software content cutting data mobile iot systemverilog development programming perl python scripting debugging reliability integrity electrical usb ethernet writing communication collaborative

Work Mode

On-site

Job Type

Full Time

Job Description

We Are:
At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.You Are:You are a passionate and skilled R&D Engineer with a deep understanding of system verification. You are enthusiastic about developing cutting-edge verification solutions for high-performance computing, data centers, mobile/client devices, automotive systems, and IoT segments. Your experience in architecting and building SystemVerilog UVM-based verification components, coupled with your expertise in cache coherency protocols and functional verification, makes you an ideal candidate for this role. You are a team player with excellent problem-solving abilities, strong analytical skills, and a keen attention to detail. Your background in verification IP development and your programming prowess in languages like Perl, Python, and Shell scripting set you apart as a valuable asset to our team.What You’ll Be Doing:

Responsible for functional verification involving coherent and non-coherent IP designs.
Collaborating with market leaders in High Performance Computing, Data Centre, Mobile/Client, Automotive, and IoT segments to define and develop products that meet complex verification requirements.
Architecting and building SystemVerilog UVM-based verification components, testbenches, checkers, scoreboards, and verification IPs.
Developing verification plans and driving functional coverage-driven verification closure of real designs.
Debugging and resolving issues in verification environments to ensure robust and reliable verification processes.

The Impact You Will Have:

Enhancing the reliability and performance of high-performance computing and data center systems through rigorous verification processes.
Contributing to the advancement of mobile and client devices by ensuring the integrity and functionality of their verification protocols.
Driving innovation in the automotive sector by developing robust verification solutions for automotive systems.
Supporting the growth of IoT applications by providing reliable and efficient verification for IoT devices.
Collaborating with industry leaders to shape the future of system verification and contribute to technological advancements.
Ensuring the successful implementation and integration of verification IPs, thereby enhancing the overall quality of our products.

What You’ll Need:

B.E/B.Tech in Electrical Engineering/Electronics & Communications Engineering with 5-8 years of relevant experience, OR M.E/M.Tech in VLSI Design/Microelectronics with 4-8 years of relevant experience.
Hands-on experience in architecting and building SystemVerilog UVM-based verification components, testbenches, checkers, scoreboards, and verification IPs.
In-depth understanding of cache coherency protocols such as Protocol experience: Should have experience in any of the protocols, UCIe/PCIe/CXL/Unipro/USB/MIPI/HDMI/Ethernet/DDR/LPDDR/HBM memory protocol
Experience in creating verification plans and achieving functional coverage-driven verification closure of real designs.
Proficiency in writing scripts using Perl, Python, and Shell scripting.

Who You Are:

Excellent problem-solving, debugging, and analytical skills.
Strong programming skills and familiarity with object-oriented programming concepts.
Creative and innovative mindset.
Excellent verbal and written communication skills.
A collaborative team player with a passion for functional verification.

More Jobs at Synopsys Inc

Architect - ASIC Verification

Noida, Uttar Pradesh, India

18 - 18 yrs

Salary: Not disclosed

RTL Design and Signoff - Senior Staff Engineer

Noida, Uttar Pradesh, India

8 - 8 yrs

Salary: Not disclosed

R&D Engineering, Staff Engineer - IP Verification

Noida, Uttar Pradesh, India

10 - 10 yrs

Salary: Not disclosed

Principal R&D Engineer (Synthesis)

Noida, Uttar Pradesh, India

14 - 14 yrs

Salary: Not disclosed

Principal Engineer- ASIC Verification

Noida, Uttar Pradesh, India

15 - 15 yrs

Salary: Not disclosed

Mock Interview

Practice Video Interview with JobPe AI

Start Python Interview

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Enhance Your Python Skills

Practice Python coding challenges to boost your skills

Start Practicing Python Now

Synopsys Inc

Login to

Please Verify Your Phone or Email

Confirm Action

R&D Engineering, Staff Engineer - Design Verification/ VIP Verification Engineers