Posted:17 hours ago|
Platform:
Work from Office
Full Time
Lead the architecture and RTL design of complex digital blocks and subsystems for ASICs or SoCs Develop RTL using Verilog/SystemVerilog to meet functional and performance specifications Review micro-architecture and provide design solutions optimized for power, performance, and area Work closely with the verification team to ensure thorough test coverage and efficient debugging Collaborate with synthesis, STA, and physical design teams for design closure
Evnek
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
Practice Python coding challenges to boost your skills
Start Practicing Python Now
12.0 - 17.0 Lacs P.A.
Hyderabad, Pune, Bengaluru
6.0 - 10.0 Lacs P.A.
Hyderabad, Pune, Bengaluru
6.0 - 10.0 Lacs P.A.
12.0 - 17.0 Lacs P.A.
Bengaluru
7.0 - 17.0 Lacs P.A.
Experience: Not specified
16.0 - 18.0 Lacs P.A.
Bengaluru
20.0 - 25.0 Lacs P.A.
18.0 - 22.5 Lacs P.A.
11.0 - 16.0 Lacs P.A.
Bengaluru
13.0 - 17.0 Lacs P.A.
