Home
Jobs
Cyient logo

ASIC Design verification

4 - 8 years

6 - 10 Lacs

Hyderabad

Posted:3 months ago| Platform: Naukri logo

Apply

Skills Required

perl programming soc verification functional design verification test cases test case design specifications vhdl rtl design axi test planning rtl coding debugging ahb system verilog verification architectural design asic asic verification sv c rtl uvm asic design verilog

Work Mode

Work from Office

Job Type

Full Time

Job Description

Looking for 4+ yrs of design verification Engineers with below skills Developed verification methodology and test plan for new design Good knowledge on the verification flows, SV and UVM Perform RTL code coverage and functional coverage, formal analysis Be responsible for defining the verification strategy and plan for the development Develop coverage-driven verification test plans Knowledge on assertion development and coverage improvement Write test specifications (plans) and create directed and random test cases Good debugging skill

More Jobs at Cyient

Walkin Telecom Engineers Plan & Design 6th April

Hyderabad

2 - 6 yrs
|

INR 3 - 6 Lacs

CFD Analyst

Hyderabad

6 - 8 yrs
|

INR 5 - 9 Lacs

Financial Planning Analyst - Experienced

Hyderabad

4 - 9 yrs
|

INR 9 - 13 Lacs

Should Cost Engineer

Hyderabad

10 - 15 yrs
|

INR 9 - 13 Lacs

Senior Stress Engineer

Hyderabad

3 - 8 yrs
|

INR 5 - 10 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Perl Programming Interview Now

My Connections Cyient

Download Chrome Extension (See your connection in the Cyient )

chrome image
Download Now
Cyient
Cyient
www.cyient.com

IT Services and IT Consulting

Hyderabad TS

10001 Employees

198 Jobs

    Key People

  • Karthikeyan Natarajan

    Managing Director & CEO

  • Srinivas Rao

    Chief Financial Officer

RecommendedJobs for You

Cyient logo

ASIC Design verification

Cyient

Hyderabad