Posted:2 days ago| Platform: Linkedin logo

Apply

Work Mode

On-site

Job Type

Full Time

Job Description

Large Semiconductor Service Organization with revenue over 600 Million USD

Location: Bangalore


Experience : 7+ Years

Work location : Bangalore

  • Well versed with the timing closure (STA), timing closure methodologies.

  • Pre/Post-layout constraint development to timing closure.

  • Handshake with the design team and develop functional/DFT constraints.

  • IP level constraint integration.

  • Multi-voltage/Switching aware corner definitions.

  • RC/C model selection understanding.

  • Abstraction expertise like Hyperscale/ILM/ETM.

  • RC Balancing and scaling analysis of full chip clock.

  • RC Balancing and scaling analysis of critical data paths.

  • Good automation skills in PERL, TCL and EDA tool-specific scripting.

  • DMSA @ full chip and custom scripts for timing fixes

Qualification:


  • BE/BTECH/MTECH in EE/ECE with proven experience in ASIC Physical Design.

  • Detailed knowledge of EDA tools and flows, Tempus/Primetime experience is must.

  • Experience – 7+ years.



Contact:

Uday

Mulya Technologies

muday_bhaskar@yahoo.com

"Mining The Knowledge Community"

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now

RecommendedJobs for You

greater bengaluru area

Hyderabad / Secunderabad, Telangana, Telangana, India

greater bengaluru area