10 - 15 years
32 - 65 Lacs
Posted:3 weeks ago|
Platform:
On-site
Full Time
Preferred Qualifications: Experience in Memory controller, DDR4/5, LPDDR4/5, HBM memory protocols Experience in GLS is added advantage. Candidate with 10+ yrs exp in Synthesis/STA role Experience in handling complex data path-oriented multi-million gate synthesis Working Knowledge of Physical synthesis using tools like Genus, Design Compiler Experience in debugging for multi-clock domains hierarchical/flat timing analysis. Hands-on experience in LEC along with strong debugging skills for resolving issues/aborts. Netlist and constraint sign in checks and validation. Prime time constraint development at full chip level and clean up. Multimode multi corner timing knowledge and timing closure at block/top level using tools like DMSA Excellent debugging skills in timing convergence issues and ability to come up with creative solutions . Technical leadership and ability to mentor and make the team deliver
Shantha Shankar ( Proprietor Of Koral Human Resource Consultants)
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
My Connections Shantha Shankar ( Proprietor Of Koral Human Resource Consultants)
Hyderabad / Secunderabad, Telangana, Telangana, India
32.0 - 65.0 Lacs P.A.
, , Saudi Arabia
0.5 - 0.5 Lacs P.A.
, , Saudi Arabia
0.5 - 0.5 Lacs P.A.
, , Saudi Arabia
0.5 - 0.5 Lacs P.A.
Hyderabad / Secunderabad, Telangana, Telangana, India
3.0 - 7.0 Lacs P.A.
Hyderabad / Secunderabad, Telangana, Telangana, India
6.0 - 10.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
6.0 - 10.0 Lacs P.A.
Aurangabad, West Bengal, India
3.0 - 8.0 Lacs P.A.
Tiruchengode, , India
Experience: Not specified
3.0 - 7.0 Lacs P.A.