Jobs

Interviews
Job Alerts
Tools

Upskill and Grow with AI

Mock Interview Practice interviews in realistic simulations

Coding Practice Improve your coding skills with challenges

Certification Earn certifications to validate your skills

AI Learning Get trained with AI expert sessions

Career Path AI insights for smarter career decisions

AI Job Match Score AI-Powered Job Match Against Your Resume and Optimize Your Resume

Career Tools and Resources

Resume Builder Build Professional Resume with Ease

ATS Friendliness Check Check Resume Friendliness for Applicant Tracking Systems

Auto Apply Apply to hundreds of jobs on any platform effortlessly

Co-Pilot (Chrome Extension) Your AI Assistant for Seamless Browsing Efficiency

Interview Questions Streamline interviews with ready-to-use questions

Salaries Discover market-driven salary insights across skillsets and geographies

Companies Explore leading companies actively hiring talent
For Employers

Jobs

Interviews

Home
>
Jobs in karnataka
>
ACL Digital
>
STA Lead

STA Lead

ACL Digital

7 - 11 years

0 Lacs

karnataka

Posted:1 week ago| Platform: Shine logo

Apply

Skills Required

perl timing closure sta timing closure methodologies constraint development ip level constraint integration multivoltageswitching aware corner definitions rcc model selection understanding abstraction expertise rc balancing scaling analysis automation skills tcl eda toolspecific scripting dmsa

Work Mode

On-site

Job Type

Full Time

Job Description

You should be well versed with timing closure (STA) and timing closure methodologies, along with the ability to develop pre/post-layout constraints for timing closure. You will be required to collaborate with the design team to establish functional/DFT constraints and integrate IP level constraints. Additionally, you should have experience in defining multi-voltage/switching aware corner definitions, selecting RC/C models, and possessing expertise in abstraction techniques such as Hyperscale/ILM/ETM. In this role, you will be responsible for conducting RC balancing and scaling analysis of full chip clocks as well as critical data paths. Proficiency in automation using PERL, TCL, and EDA tool-specific scripting is essential. You should also have experience in DMSA at full chip level and developing custom scripts for timing fixes. As for qualifications, a BE/BTECH/MTECH in EE/ECE with proven experience in ASIC Physical Design is required. Detailed knowledge of EDA tools and flows, specifically Tempus/Primetime, is a must-have. The ideal candidate should have a minimum of 7 years of relevant experience in the field.,

More Jobs at ACL Digital

Scala Developer

Pune, Bangalore Rural

4 - 9 yrs

INR 15 - 18 Lacs

Technical Architect

Ahmedabad

10 - 20 yrs

INR 20 - 35 Lacs

Embedded Linux Developer

Pune, Maharashtra, India

7 - 7 yrs

Salary: Not disclosed

Functional Safety Engineer/Lead/Manager

Bengaluru

7 - 12 yrs

INR 25 - 40 Lacs

Process Automation Engineer - Workato / Zapie / Boomi

Chennai

2 - 6 yrs

INR 7 - 15 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now

ACL Digital

Information Technology and Services

Palo Alto

Login to

Please Verify Your Phone or Email

Confirm Action

Search

Profile

Upskill and Grow with AI

STA Lead