Software Test Automation Engineer

6 years

0 Lacs

Posted:1 week ago| Platform: Linkedin logo

Apply

Work Mode

On-site

Job Type

Full Time

Job Description

Role Overview


STA + Synthesis Engineer


Key Responsibilities

  • Perform

    RTL-to-Gate Synthesis

    using Genus / DC with high QoR.
  • Develop and optimize

    SDC constraints

    , clock definitions, and timing exceptions.
  • Execute

    Static Timing Analysis (STA)

    using

    Cadence Tempus

    and PrimeTime.
  • Drive

    timing closure

    across corners, modes, and hierarchical blocks.
  • Perform

    timing debug

    , ECO generation, and collaborate with PD teams for fixes.
  • Work with RTL designers to improve logic structure, timing robustness, and synthesis optimizations.
  • Develop scripts for better flow automation.


Required Skills

  • 6+ years

    experience in

    STA and Synthesis

    for SoC/ASIC.
  • Expert in

    Cadence Tempus

    (mandatory).
  • Strong hands-on experience with:
  • Genus / Design Compiler

  • PrimeTime (PT)

  • STA signoff flows

  • Solid understanding of:
  • Timing concepts (setup, hold, OCV, ECO, multi-mode, multi-corner)
  • Clock tree structure

    , IO timing, integrated constraints
  • UPF/low-power flows

    (nice to have)
  • Proficiency in scripting (

    TCL, Perl, Python

    )

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now

RecommendedJobs for You