Posted:2 hours ago|
Platform:
Work from Office
Full Time
General Summary:
Minimum 4 to 8 years of work experience in ASIC RTL Design, Synthesis, STA & FV
Experience in Logic design/micro-architecture/RTL coding is a must.Must have hands on experience with design and integration of complex multi clock domain blocksExperience in Verilog/System-Verilog is a must.Should have knowledge of AMBA protocols - AXI, AHB, APB, clocking/reset/debug architectureHands on experience in Multi Clock designs, Asynchronous interface is a must.Experience in using the tools in ASIC development such as Lint, CDC, Design compiler and Primetime is required.Work closely with the Design verification and validation teams for pre/post Silicon debugHands on experience in Low power design is preferableExperience in Synthesis / Understanding of timing concepts for ASIC is must
Minimum Qualifications:
Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience. ORMaster's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience. ORPhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.
Qualcomm
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Practice Javascript coding challenges to boost your skills
Start Practicing Javascript Nowbengaluru
18.0 - 22.5 Lacs P.A.
karnataka
Salary: Not disclosed
Bengaluru
18.0 - 22.5 Lacs P.A.
Bengaluru
18.0 - 22.5 Lacs P.A.
bengaluru
11.0 - 16.0 Lacs P.A.
bengaluru
13.0 - 17.0 Lacs P.A.
bengaluru
18.0 - 22.5 Lacs P.A.
bengaluru
14.0 - 18.0 Lacs P.A.
11.0 - 16.0 Lacs P.A.
13.0 - 17.0 Lacs P.A.