Posted:5 days ago|
Platform:
Work from Office
Full Time
Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: Minimum 4 to 8 years of work experience in ASIC RTL Design, Synthesis, STA & FVExperience in Logic design/micro-architecture/RTL coding is a must.Must have hands on experience with design and integration of complex multi clock domain blocksExperience in Verilog/System-Verilog is a must.Should have knowledge of AMBA protocols - AXI, AHB, APB, clocking/reset/debug architectureHands on experience in Multi Clock designs, Asynchronous interface is a must.Experience in using the tools in ASIC development such as Lint, CDC, Design compiler and Primetime is required.Work closely with the Design verification and validation teams for pre/post Silicon debugHands on experience in Low power design is preferableExperience in Synthesis / Understanding of timing concepts for ASIC is must Minimum Qualifications: Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience. OR Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience. OR PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.
Qualcomm
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
My Connections Qualcomm
Bengaluru
18.0 - 22.5 Lacs P.A.
12.0 - 17.0 Lacs P.A.
7.0 - 11.0 Lacs P.A.
14.0 - 19.0 Lacs P.A.
Bengaluru
8.0 - 11.0 Lacs P.A.
15.0 - 20.0 Lacs P.A.
Bengaluru
20.0 - 27.5 Lacs P.A.
Bengaluru
12.0 - 17.0 Lacs P.A.
Bengaluru
10.0 - 15.0 Lacs P.A.
Bengaluru
6.0 - 10.0 Lacs P.A.