Design Verification Engineer

5 - 10 years

35 - 70 Lacs

Posted:5 hours ago| Platform: Naukri logo

Apply

Work Mode

Work from Office

Job Type

Full Time

Job Description

We are seeking Design Verification Engineers with 515 years of experience in SystemVerilog, UVM, and SoC/IP-level verification. The role involves building scalable verification environments, driving coverage closure, debugging complex issues, and ensuring robust design quality.

Key Responsibilities & Requirements:

  • Strong experience in ASIC/IP/SoC design verification (block/IP/SoC level).
  • Expertise in SystemVerilog, UVM, testbench architecture, and reusable verification components.
  • Ability to create and execute detailed verification plans.
  • Skilled in constrained-random verification, functional coverage, assertions, and scoreboarding.
  • Solid knowledge of AMBA protocols (AXI, AHB, APB).
  • Proficiency with simulation tools (VCS, Questa, XSIM, etc.) and debug tools (Verdi, DVE).
  • Strong background in testcase development, coverage closure, and issue debugging.
  • Experience with assertion-based and formal verification techniques.
  • Hands-on in developing block-level and SoC-level verification environments.
  • Scripting skills in Python, Perl, or TCL for automation.

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now

RecommendedJobs for You