Design Verification Engineer

0 years

0 Lacs

Posted:19 hours ago| Platform: Linkedin logo

Apply

Work Mode

On-site

Job Type

Full Time

Job Description

Design Verification Engineer (DV)


Key Responsibilities

  • Develop and execute verification plans for Ethernet MAC and PHY IP blocks
  • Design and implement testbenches using industry-standard methodologies (UVM, SystemVerilog)
  • Validate RoCE protocol implementations for low-latency, high-throughput data transfer
  • Collaborate with design and architecture teams to ensure functional correctness and performance
  • Debug and resolve issues across simulation and emulation platforms
  • Contribute to coverage analysis and closure


Preferred Qualifications

  • Strong knowledge of

    Ethernet protocols

    , including MAC layer operations
  • Experience with

    RoCE (RDMA over Converged Ethernet)

    and its application in high-speed networking
  • Familiarity with

    Synopsys Ethernet PHY and controller IPs

  • Proficiency in

    SystemVerilog

    ,

    UVM

    , and simulation tools (VCS, Questa, etc.)
  • Background in ASIC/FPGA design and verification
  • Excellent problem-solving and communication skills


Bonus Skills

  • Exposure to high-performance computing or data center architectures
  • Experience with formal verification or emulation platforms
  • Knowledge of PCIe, TCP/IP stack, or other networking protocols

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now

RecommendedJobs for You