Design Verification Engineer

7 years

0 Lacs

Posted:1 day ago| Platform: Linkedin logo

Apply

Work Mode

On-site

Job Type

Full Time

Job Description

#ACL Digital is hiring: IP Verification Engineer – UVM Verification


  • We are looking for engineers with strong SystemVerilog UVM, behavioral modeling, and system-level performance verification experience.
  • Hands-on expertise in AXI4, NoC protocols, and multi-master/multi-slave configurations is required.
  • Experience with DRAM memory controllers, traffic patterns, bandwidth & latency analysis is a plus.
  • Proficiency with VCS/Questa/Xcelium/Riviera and Vivado debug is essential.

Experience: 5–7 years

Notice Period: 0–30 days

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now
ACL Digital logo
ACL Digital

Information Technology and Services

Palo Alto

RecommendedJobs for You