6 - 10 years
11 - 21 Lacs
Posted:2 weeks ago|
Platform:
Work from Office
Full Time
Role & responsibilities Develop and implement comprehensive verification plans using industry-standard methodologies (e.g., UVM) Design and write robust verification environments (testbenches) to achieve high code coverage Utilize simulation tools (e.g., ModelSim, Cadence Incisive, Synopsys VCS) to verify RTL functionality Debug and analyze verification failures to identify the root cause of design issues Collaborate with RTL design engineers to resolve functional bugs and ensure design revisions meet verification requirements Participate in code reviews and ensure adherence to verification coding standards Stay up-to-date with the latest verification tools and methodologies 5-7 years of experience in design verification for ASICs or SoCs Strong understanding of digital design principles (combinational logic, sequential logic) Proven ability to develop and debug complex verification environments Proficiency in Verilog or VHDL with experience in verification methodologies (e.g., UVM) Experience with simulation tools and scripting languages (e.g., Python, Perl) is a plus Excellent analytical and problem-solving skills Strong communication and collaboration skills to work effectively in a team environment
HCLTech
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
My Connections HCLTech
Hyderabad, Chennai, Bengaluru
11.0 - 21.0 Lacs P.A.
Mohali, Chandigarh
1.5 - 2.5 Lacs P.A.
3.5 - 8.5 Lacs P.A.
Noida, Greater Noida
Experience: Not specified
3.0 - 8.0 Lacs P.A.
Pithampur, Vadodara
1.0 - 4.0 Lacs P.A.
5.0 - 8.0 Lacs P.A.
Chennai, Bengaluru
6.0 - 15.0 Lacs P.A.
Thane, Navi Mumbai, Mumbai (All Areas)
4.0 - 9.0 Lacs P.A.
Perundurai
0.5 - 3.0 Lacs P.A.
Ambattur, Chennai, Thiruvallur
Experience: Not specified
2.0 - 2.25 Lacs P.A.