Posted:4 weeks ago|
Platform:
Work from Office
Full Time
Bachelors or Masters Degree with a strong VLSI Background
Worked on 7nm/5nm/Future sub-micron Technologies.
Experience in verifying constraints quality and completeness.
Familiar with DFT Insertion and debugging basic DFT issues.
Co-work with RTL, DFT and PD engineers to meet PPA targets.
Well versed with TCL/Perl/Shell script.
Self-starter and highly motivated.
Strong debugging, initiative and analysis/problem solving skills.
LeadSoc Technologies
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
15.0 - 30.0 Lacs P.A.
hyderabad
Experience: Not specified
0.5 - 0.5 Lacs P.A.
chennai, bengaluru
20.0 - 35.0 Lacs P.A.
kochi, pune, ahmedabad
10.0 - 20.0 Lacs P.A.
kolkata
1.25 - 4.0 Lacs P.A.
2.64 - 3.0 Lacs P.A.
mumbai
Experience: Not specified
0.5 - 2.25 Lacs P.A.
bengaluru
2.5 - 3.25 Lacs P.A.
Experience: Not specified
1.8 - 1.98 Lacs P.A.
2.4 - 3.0 Lacs P.A.
