On-site
Part Time
Job Opening ID
Industry
Date Opened
Job Type
Work Experience
City
State/Province
Country
Zip/Postal Code
Develop and implement ATPG (Automatic Test Pattern Generation) for complex SoC designs.
Perform DFT pattern generation, fault simulation, and coverage analysis.
Work closely with DFT and verification teams to improve test coverage and quality.
Debug ATPG patterns and support silicon bring-up and test activities.
Optimize test methodologies to enhance efficiency and reduce test time.
Strong hands-on experience in SoC-level ATPG and fault coverage improvement.
Proficiency in DFT tools such as Synopsys TetraMAX, Cadence Modus, or equivalent.
Good understanding of DFT architectures — scan insertion, MBIST, JTAG, boundary scan.
Familiarity with STA, synthesis, and RTL design flows.
Excellent problem-solving and debugging skills.
Proxelera
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
hyderābād
Salary: Not disclosed
hyderabad, telangana
Salary: Not disclosed
hyderābād
Salary: Not disclosed
