Posted:1 day ago|
Platform:
Work from Office
Full Time
Strong Debug, UVM, System Verilog Understanding Specs and Standards and developing relevant test plans Monitors, scoreboards, sequencers and sequences, that utilize scripts, System Verilog, UVM, and methodologies to increase the rate with which bugs are found and resolved Candidates should be comfortable checking our builds, navigating big test benches, analyzing coverage, and adding or enabling extra debug, Must be willing to dig into fail and understand what is happening Post-si bring-up and HW-SW debug experience would be a plus. Knowledge & exposure to silicon debug tool chains would be an added advantage Preferred Qualifications 5+ Year of industry experiences in the following areas: - Thorough understanding of Digital design concepts Thorough understanding dv methodologies and tools Good understanding of DDR families (LP/PC) and generations (DDR2/3/4/5) Understanding of Bus protocols like AHB/AXI/ACE/ACE-Lite Understanding of multi-core ARMv8 CPU architecture, coherency protocols and virtualization Interested can share resume on Shubhanshi@incise.in
Incise Infotech
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
12.0 - 22.0 Lacs P.A.
12.0 - 22.0 Lacs P.A.
10.0 - 15.0 Lacs P.A.
Bengaluru
6.0 - 10.0 Lacs P.A.
Bengaluru
8.0 - 10.0 Lacs P.A.
Bengaluru
6.0 - 10.0 Lacs P.A.
Bengaluru, Dallas
55.0 - 60.0 Lacs P.A.
Hyderabad
Experience: Not specified
30.0 - 35.0 Lacs P.A.
12.0 - 22.0 Lacs P.A.
Bengaluru
16.0 - 18.0 Lacs P.A.