Home
Jobs

Physical Backend Design Engineer - Integrated circuit (IC) Design

3 - 8 years

10 - 15 Lacs

Posted:1 day ago| Platform: Naukri logo

Apply

Work Mode

Work from Office

Job Type

Full Time

Job Description


We are seeking a talented and detail-oriented Physical Backend Design Engineer to join our IC (Integrated circuit) development team. The role involves key aspects of physical design, including automated place and route, floorplanning, clock tree synthesis (CTS), static timing analysis (STA), power analysis, and physical verification (DRC/LVS). The ideal candidate will have a strong knowledge of physical design methodologies, experience with industry-standard tools, and a passion for delivering high-quality semiconductor solutions. You have: 
  • Bachelors Degree in Electrical Engineering, Computer Engineering, or a related field (Masters preferred)
  • 3+ years of experience in physical backend design for ICs. Complex chip designs through all stages of physical implementation
  • Experience with tape-out of designs for advanced nodes is highly desirable
  • Strong knowledge of physical design concepts, including place and route (PnR), clock tree synthesis (CTS), static timing analysis (STA) and power grid design
  • Experience with physical verification tools like Cadence Pegasus or Mentor Calibre
  • Familiarity with parasitic extraction tools (e.g., StarRC, Quantus, Calibre xRC)
  • Scripting skills in Python, Tcl, Perl, or Shell for automation
  • Required ToolsCadence Innovus, Cadence Quantus, Cadence Tempus, Cadence Pegasus suite

  •  It would be nice if you also had: 
  • Experience with advanced process nodes (e.g., 7nm and below)
  • Knowledge of low-power design techniques, such as multi-Vt, multi-Vdd, or clock gating
  • Familiarity with DFT concepts and tools, Chip packaging and thermal analysis considerations, FinFET technology and 3D IC design methodologies

  • Perform floorplanning, partitioning, and optimization to achieve area, power, and performance targets.
  • Execute automated place and route (PnR) using industry-standard tools to generate physical layouts.
  • Implement clock tree synthesis (CTS), ensuring low skew and efficient clock distribution.
  • Conduct static timing analysis (STA) to verify timing closure and ensure the design meets performance requirements.
  • Perform power analysis, including IR drop and electromigration (EM) checks, to optimize power distribution networks.
  • Conduct physical verification tasks, including design rule checks (DRC) and layout vs. schematic (LVS) checks, to ensure manufacturability and compliance with foundry standards.
  • Collaborate with design, verification, and DFT teams to resolve physical design challenges and improve chip performance.
  • Work closely with foundry teams to address process technology issues and implement best practices.
  • Mock Interview

    Practice Video Interview with JobPe AI

    Start Physical Design Interview Now
    cta

    Start Your Job Search Today

    Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

    Job Application AI Bot

    Job Application AI Bot

    Apply to 20+ Portals in one click

    Download Now

    Download the Mobile App

    Instantly access job listings, apply easily, and track applications.

    coding practice

    Enhance Your Python Skills

    Practice Python coding challenges to boost your skills

    Start Practicing Python Now
    Nokia
    Nokia

    Telecommunications

    Espoo

    90,000 Employees

    529 Jobs

      Key People

    • Pekka Lundmark

      President & CEO
    • Katarina Lappalainen

      Chief Financial Officer

    RecommendedJobs for You