Posted:1 day ago| Platform: Linkedin logo

Apply

Work Mode

On-site

Job Type

Full Time

Job Description

FPGA Verification Team Lead



Duties and Responsibilities:

  • Lead and mentor FPGA verification engineers
  • Plan and implement verification plans, strategies, and methodologies
  • Work closely with FPGA designers and system architects
  • Develop and maintain verification environments and agents using System Verilog UVM methodologies
  • Monitor and report verification progress, coverage metrics, and quality indicators.
  • Support regression testing, bug tracking, and issue resolution during the development cycle.
  • Track verification progress using Agile tools (e.g., Jira, Azure DevOps) and provide regular status updates and metrics.



Technical Requirements:

  • Bachelor’s degree in electrical engineering, Computer Engineering or Computer Science
  • 10+ years of experience in FPGA or ASIC verification, with at least 2 years in a leadership or team lead role
  • Strong hands-on experience in writing System-verilog UVM agents and full UVM environments from scratch
  • Strong hands-on experience in writing verification plans and coverage plans
  • Solid understanding of FPGA architecture and RTL design
  • Familiarity with version control systems (e.g., Git) and issue tracking tools (e.g., Jira).
  • Excellent leadership, communication, and organizational skills
  • Strong experience with simulation tools such as Xcelium, Questasim or VCS
  • Strong debug capabilities

• Strong hands-on experience in writing System-Verilog UVM agents and full UVM environments from scratch

• Strong hands-on experience in writing verification plans and coverage plans



Preferred technical Requirements:

  • Graduated with honors or equivalent distinctions
  • Academic honors, scholarships, or recognition demonstrating intellectual capability
  • Knowledge of automation frameworks and CI/CD tools: Azure DevOps, Atlassian, GIT
  • Experience in programming and scripting languages: Bash, Python
  • Experience in using MATLAB models and generators as part of the verification flow
  • Experience in DevOps tools like Azure DevOps
  • Good knowledge of signal processing

· No of years of experience: 10 - 15 years

· Managerial experience: 3 - 4 years

· Technical Lead experience: 4 - 5 years

Mock Interview

Practice Video Interview with JobPe AI

Start DevOps Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now

RecommendedJobs for You