1. Hands on work on custom layout for analog blocks like High Speed SerDes and General purpose IO designs with Cadence Virtuoso on latest technologies like 5nm and below and also take leadership roles in delivery of IPs 2. Work on Floor planning, power design, signal routing strategy, EMIR awareness andparasitic optimisations 3. Understand and apply analog Layout techniques to ensure the design meets performance with minimum possible area and good yield. 4. Participate in building and enhancing layout flow for faster, higher quality design process. 5. Checking physical verifications like DRC/LVS/ERC/ANT/DFM and other IBM internal checks 6. Collaborate with Circuit Designers to solve challenging problems 7. Writing SKILL/PYTHON scripts to automate repetitive tasks 8. Work with Place and Route engineer to integrate custom macros into top level. 9. Able to perform design reviews across global team 10. Work closely with required global teams to ensure the success of the whole product. 11. Leadership in delivery of macros we plan to own from India Job requirements: 1. Experience in doing layouts for analog blocks like SerDes, ADCs, DACs, LDOs, PLLs, BGAP & amplifiers etc. 2. Experience in designing layouts for high-speed circuits is a plus. 3. Layout experience in the following technology nodes3nm, 5nm and 7nm FinFET. 4. Good team worker with multi-discipline, multi-cultural and multi-site environments 5. Strong fundamental knowledge in semiconductor device physics, layout principles, IC reliability and failure mechanisms 6. Good problem-solving skills are essential where problems are analysed upfront, identifying gaps, and providing optimum solutions 7. Knowledge in Skill/perl/tcl/Python scripting is a plus. Required education Bachelor's Degree Preferred education Bachelor's Degree Required technical and professional expertise The Analog layout design engineer with experience in next generation Ultra high speed serial IO link (HSS) interface for Cognitive, ML,DL, and data center applications. The engineer needs to have knowledge in the design and development full custom analog layouts for ultra high speed 32G/50G/112G IO link interfaces. Preferred technical and professional experience Experience in 7 and 14 nm analog layout design. Working on Cutting edge technology and HSS domain . Quick learner, deep layout design knowledge, problem solving skills and good communication skills with cross teams across the Geos.

More Jobs at IBM

IBM - Hiring For Process and Sr. Process Analyst (TM/ AML)

Bengaluru

1 - 3 yrs

INR 4 - 7 Lacs

Backend Developer

Bengaluru

1 - 3 yrs

INR 3 - 7 Lacs

Data Engineer-Data Platforms-AWS

Bengaluru

2 - 6 yrs

INR 12 - 16 Lacs

Data Engineer-Data Platforms

Hyderabad

6 - 9 yrs

INR 14 - 17 Lacs

Advisory AI Engineer

Bengaluru

1 - 5 yrs

INR 10 - 14 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Semiconductor Interview Now

My Connections IBM

Download Chrome Extension (See your connection in the IBM )

Download Now

IBM

www.ibm.com

Information Technology

Armonk

350,000 Employees

6362 Jobs

Key People

Arvind Krishna

Chairman and Chief Executive Officer
Ginni Rometty

Former Chairman, President and CEO
James Kavanaugh

Chief Financial Officer
David Ferdinand

Senior Vice President, Corporate Strategy

Login to

Please Verify Your Phone or Email

Confirm Action

Search

Profile

Bookmarks

Analog Layout Engineer -Lead