Home
Jobs

STA & Synthesis Engineer - SoC

6 - 11 years

8 - 14 Lacs

Hyderabad

Posted:4 weeks ago| Platform: Naukri logo

AI Match Score
Apply

Skills Required

STA Embedded System Synthesis Floor Planning SoC Static Timing Analysis Perl Physical Design RTL System Verilog Cadence Virtuoso Embedded System Design

Work Mode

Work from Office

Job Type

Full Time

Job Description

About the Role : We are seeking a talented Implementation Engineer to join our dynamic team. The successful candidate will be responsible for leading and executing Synthesis and STA for complex AI SOC with multi-mode and multi power domain design, ensuring the quality and reliability of our products.This is what you are responsible for : - Synthesis and STA (static timing analysis).- Ability to optimize designs for best in class in low power and high performance with logically equivalent RTL.- Professional experience with ECO implementation, both functional and timing closure.- Experience with multi-clock, multi-power domain designs and multi-mode timing constraints.- Familiarity with DFT insertion.- Familiarity with simulation, debugging tools, and working closely with Design teams.- Ability to collaborate with different functional teams like RTL Design, DFT and Physical design.- Showcase your deep understanding of the following physical design concepts/constraints: floor-planning, placement, congestion, and setup/hold timing closure. Necessary Qualifications : - Bachelor's or Master's degree in Electronics, Computer Science Engineering, or a related field- Minimum of 5 to 7 years of experience in Implementation flows/ Synthesis and STA.- Experience with Cadence, Synopsys and Mentor tools- Experience with Verilog and VHDL.- Experience with sign-off Static Timing Analysis, Logic equivalency checks, and Static Low Power Checks (UPF/CPF/CLP)- Formal verification for RTL 2 gates and gates2gates- Conformal ECO for doing complex functional ECOs.- Low power synthesis on smaller blocks and subsystems using DC/Genus- Physical Aware synthesis - Writing Timing Constraints sub-blocks and Top level.- Flow Automation and Scripting using TCL and Python or Perl.

More Jobs at Indian Institute of Technology Delhi (IIT Delhi)

Senior ASIC Design Engineer

Hyderabad

9 - 14 yrs
|

INR 60 - 90 Lacs

Senior Embedded Engineer

Hyderabad

9 - 14 yrs
|

INR 17 - 25 Lacs

AI Stack Developer C++

Hyderabad

4 - 9 yrs
|

INR 30 - 45 Lacs

Windows Driver Developer

Hyderabad

4 - 9 yrs
|

INR 25 - 40 Lacs

AI Compiler C++ Architect

Hyderabad

9 - 14 yrs
|

INR 16 - 22 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Sta Interview Now
Indian Institute of Technology Delhi (IIT Delhi)
www.iitd.ac.in

Education / Higher Education / Research

New Delhi

Approximately 2,000 Employees

32 Jobs

    Key People

  • Ranjan Bose

    Director

  • P. J. Narayanan

    Chairman, Board of Governors

RecommendedJobs for You

STA & Synthesis Engineer - SoC

Indian Institute of Technology Delhi (IIT Delhi)

Hyderabad

Register Transfer Level Engineer (RTL)

Silcosys Solutions

Bengaluru

Physical Design Engineer

Trovasemi

Bengaluru

DFT Engineer

Trovasemi

Bengaluru

Dft Design Engineer

Hisol Technologies

Bengaluru

Rtl Design Engineer

Honeybee Tech Solutions

Hyderabad

SMTS Silicon Design Engineer

Advanced Micro Devices, Inc

Bengaluru

FPGA Design Engineer

Prolegion

Bengaluru

Silicon Design Engineer (RTL Design and Development)_Hyderabad

Nippon Data Systems

Hyderabad

RTL Design Engineer

Wisig Networks

Hyderabad