Work from Office
Full Time
Job Description : Full-chip DFT working experience with multiple design Tape Outs. Block level and Chip level SCAN insertion, DRC, Coverage Analysis and improvements. Expertise in Scan Compression(EDT/OPMISR+), MBIST, BSCAN, ATPG implementation and verification. Hands-on Experience with industry-standard DFT EDA tools and flows. Good Knowledge of cross-functional domains (SYN, LEC, STA, PD) with ownership of constraints developments and LEC. Excellent problem-solving and debugging skills. Proactive in nature. Develop/automate flows and scripts in Perl/Tcl to enhance the DFT methodologies and processes. Leading junior teams, Mentoring/Training and Project leadership. Excellent Customer interaction, Communication and Teamwork skills. Desired Skills : ATPG (at-speed and stuck-at), At Speed Scan, Design for Testability (DFT).
Trovasemi
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Bhubaneswar, Ranchi, Bengaluru
6.0 - 9.0 Lacs P.A.
Bengaluru
6.0 - 10.0 Lacs P.A.
Hyderabad
5.0 - 15.0 Lacs P.A.
Bengaluru
10.0 - 20.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
6.0 - 8.0 Lacs P.A.
Hyderabad
22.5 - 25.0 Lacs P.A.
Hyderabad, Telangana, India
Salary: Not disclosed
Hyderabad, Telangana, India
Salary: Not disclosed
Hyderabad, Telangana, India
Salary: Not disclosed
Hyderabad, Telangana, India
Salary: Not disclosed