Home
Jobs

RTL Design Engineer

4 - 9 years

15 - 30 Lacs

Hyderabad

Posted:1 day ago| Platform: Naukri logo

Apply

Skills Required

RTL RTL designs Cadence Genus VHDL Synopsys Design Compiler Verilog VCS QuestaSim

Work Mode

Work from Office

Job Type

Full Time

Job Description

4+ years of experience in RTL design and verification. Proven experience with digital logic design using Verilog, VHDL, or System Verilog. Experience with simulation tools such as VCS, QuestaSim, or similar. Hands-on experience with RTL design tools (e.g., Synopsys Design Compiler, Cadence Genus). Develop RTL code based on system-level specifications using Verilog, VHDL, or SystemVerilog. Implement complex digital functions and algorithms in RTL. Create and execute detailed test plans to verify RTL designs. Proficiency in writing and debugging RTL code. Experience with synthesis, static timing analysis, and linting tools.

More Jobs at Wisig Networks

ASIC Verification Engineer

Hyderabad

4.0 - 9.0 yrs
|

INR 15 - 30 Lacs

RTL Design Engineer

Hyderabad

4.0 - 9.0 yrs
|

INR 15 - 30 Lacs

Mock Interview

Practice Video Interview with JobPe AI

Start Rtl Interview Now

My Connections Wisig Networks

Download Chrome Extension (See your connection in the Wisig Networks )

chrome image
Download Now
Wisig Networks

RecommendedJobs for You

Wisig Networks logo

RTL Design Engineer

Wisig Networks

Hyderabad

Prolegion logo

FPGA Design Engineer

Prolegion

Bengaluru

Nippon Data Systems logo

Silicon Design Engineer (RTL Design and Development)_Hyderabad

Nippon Data Systems

Hyderabad

Wisig Networks logo

RTL Design Engineer

Wisig Networks

Hyderabad

TE Connectivity logo

PCB SIM MGR II R&D/PRODUCT DVL ENGINEERING

TE Connectivity

Bengaluru

Renesas Electronics India Pvt. Ltd. logo

Staff Engineer Physical Design

Renesas Electronics India Pvt. Ltd.

Noida

Renesas Electronics India Pvt. Ltd. logo

Sr Principal Engineer - RTL Design

Renesas Electronics India Pvt. Ltd.

Noida

Rivos logo

Memory Controller Verification

Rivos

Bengaluru

Astera Labs logo

Principal STA Engineer - DFT Focus

Astera Labs

Bengaluru

Synopsys logo

ASIC Digital Design, Architect

Synopsys

Bengaluru