Posted:1 day ago|
Platform:
Work from Office
Full Time
Bachelor or Master in Electronics Engineering and specialization in VLSI domain.
5-8 years of hands-on experience in SoC and IP level objectives on low geometry nodes (5/14/16/28/40nm). Experience in Synopsys Cadence tools, low geometry node issues, working with EDA team in reviewing & resolving blocking issues in project Proven experience in delivering timing closure methodology of mixed signal SoC with high speed PHYs, IOs, PMU IP etc. closing analog / digital interfaces timing & signal integrity issues Experience in customizing flows & methodology to meet low power & area objectives of SoC and leading team to execute on time Ability to use scripting languages / automation of Physical Implementation methodology creation and deployment Should have proven experience in demonstrating strong technical leadership to deliver on commitment, anticipation of challenges, assertive communication and excellent team player. Excellent communication skills with proven experience in international relationships
The Glove
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Instantly access job listings, apply easily, and track applications.
Noida, Delhi / NCR
15.0 - 30.0 Lacs P.A.
Bengaluru
6.0 - 10.0 Lacs P.A.
Bengaluru
14.0 - 19.0 Lacs P.A.
Noida, Hyderabad, Bengaluru
8.0 - 15.0 Lacs P.A.
Bengaluru
9.0 - 14.0 Lacs P.A.
Hyderabad
15.0 - 30.0 Lacs P.A.
Noida, Delhi / NCR
15.0 - 30.0 Lacs P.A.
Kochi, Hyderabad, Pune, Chennai, Bengaluru
45.0 - 55.0 Lacs P.A.
Noida, Ahmedabad
10.0 - 20.0 Lacs P.A.
Bengaluru
25.0 - 30.0 Lacs P.A.
