Senior Principal Design Engineer

30 years

3 - 9 Lacs

Bengaluru

Posted:1 week ago| Platform:

Apply

Skills Required

design cadence software strategy ip cutting technology development learning recognition collaboration controller multiplexing verification synthesis support timing

Work Mode

On-site

Job Type

Part Time

Job Description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health. The Cadence Advantage The opportunity to work on cutting-edge technology in an environment that encourages you to be creative, innovative, and to make an impact. Cadence’s employee-friendly policies focus on the physical and mental well-being of employees, career development, providing opportunities for learning, and celebrating success in recognition of specific needs of the employees. The unique “One Cadence – One Team” culture promotes collaboration within and across teams to ensure customer success Multiple avenues of learning and development available for employees to explore as per their specific requirement and interests You get to work with a diverse team of passionate, dedicated, and talented individuals who go above and beyond for our customers, our communities, and each other—every day. Job responsibilities: BE/BTECH/ME/MTECH Or Equivalent Degree EXP:10-18yrs Primarily working for Roadmap project MRDIMM Controller for CHI Address channel Multiplexing RTL Design, Verification and Synthesis Support. Work to achieve MRDIMM Controller for CHI Address channel Multiplexing Feature’s Optimal PPA (Performance, Timing and Area) We’re doing work that matters. Help us solve what others can’t.

Mock Interview

Practice Video Interview with JobPe AI

Start Design Interview Now

RecommendedJobs for You