Jobs

Interviews
Job Alerts
Tools

Upskill and Grow with AI

Mock Interview Practice interviews in realistic simulations

Coding Practice Improve your coding skills with challenges

Certification Earn certifications to validate your skills

AI Learning Get trained with AI expert sessions

Career Path AI insights for smarter career decisions

AI Job Match Score AI-Powered Job Match Against Your Resume and Optimize Your Resume

Career Tools and Resources

Resume Builder Build Professional Resume with Ease

ATS Friendliness Check Check Resume Friendliness for Applicant Tracking Systems

Auto Apply Apply to hundreds of jobs on any platform effortlessly

Co-Pilot (Chrome Extension) Your AI Assistant for Seamless Browsing Efficiency

Interview Questions Streamline interviews with ready-to-use questions

Salaries Discover market-driven salary insights across skillsets and geographies

Companies Explore leading companies actively hiring talent
For Employers

Jobs

Interviews

Home
>
Jobs in Hubli
>
Smart Soc Solutions
>
Principal Member Technical Staff

Principal Member Technical Staff

Smart Soc Solutions

10 - 16 years

12 - 16 Lacs

Hubli

Posted:6 days ago| Platform:

Apply

Skills Required

atpg dft architecture debugging boundary scan mbist jtag soc verification c++ bist verdi digital design sql java modelsim linux soc design shell scripting perl system verilog asic verification python c version control ovm uvm verilog dft unix

Work Mode

Work from Office

Job Type

Full Time

Job Description

Solid Experience in DFT Architecture.

The candidate should have experience with ATPG, JTAG, BSCAN, BIST and MBIST flows.

Experience on Hierarchical DFT techniques using Pattern Retargeting in Tessent flow

Strong knowledge of the Tessent Shell environment and Tessent tools

The desired candidate must have specific emphasis on the following tools Test Kompress / Fastscan ATPG, MBIST, Boundary scan.

Hands on experience in simulating scan patterns and debugging pattern mismatches during verification process

Experience in helping to debug failing scan patterns on the ATE is highly desirable.

Hands on knowledge in state-of-the-art EDA tools for DFT, design and verification.(Mentor, Cadence, Synopsys)

Must be able to simulate and debug MBIST testbenches.

Ability to come up with a detailed test plan based on the Arch specs

Should be knowledgeable in all SOC functions such as Digital design, STA, Synthesis, PnR, DV and ATE test.

The candidate should have prior experience in managing and developing teams Required Qualification B.E / B.Tech / M.E / M.Tech in Electrical / Electronic Engineering.experience-10-16 years

Preferred experience of handling 10+ team members.

Good understanding and exposure to SoC design and architecture

Thorough understanding of verification environments including need, methodology, stimulus, checkers, scoreboards, coverage aspects

Comfortable with VCS / Verdi and excellent debugging skills

Logical in thinking and ability to gel well within a team and be a proactive member of the team.

Good communication and leadership skills

Excellent team player

High IntegrityJob Type Full Time Job Location Hubballi

Mock Interview

Practice Video Interview with JobPe AI

Start Java Interview

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

Enhance Your Java Skills

Practice Java coding challenges to boost your skills

Start Practicing Java Now

Smart Soc Solutions

IT Services and IT Consulting

Login to

Please Verify Your Phone or Email

Confirm Action

Search

Profile

Upskill and Grow with AI

Principal Member Technical Staff