Posted:3 months ago|
Platform:
Work from Office
Full Time
Responsibilities In this role, you are expected to Efficient in LVS/DRC Runset development Hands on experience in working on LVS and DRC runset development and support Knowledge/Exposure in lower process node Have excellent debugging skills. Have strong interpersonal skills needed to coordinate deliverables and requirements from several areas within and outside of the organisation. Have familiarity with ICV , Calibre Physical Design Verification Tools Required education Bachelor's Degree Preferred education Master's Degree Required technical and professional expertise 2-5 years of Chip Layout and Runset Coding (ICV / Calibre ) Chip layout fundamentals (understanding the layers and how they connect and the rules on sizing and spacing and the electrical connectivity logic) Runset coding in general, ICV pxl in particular Basic SKILL code (for interfacing with Virtuoso) Basic TCL for interfacing with Custom Compiler and ICV Basic Python scripting VLSI knowledge Proven problem-solving skills and the ability to work in a team environment are a must EDA tool development experience Preferred technical and professional experience Cadence,Synopsys,VLSI Knowledge
IBM
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
My Connections IBM
Bengaluru
4.0 - 8.0 Lacs P.A.
Chennai, Tamil Nadu, India
6.0 - 10.0 Lacs P.A.
Chennai, Tamil Nadu, India
7.0 - 10.0 Lacs P.A.
Bengaluru / Bangalore, Karnataka, India
3.0 - 7.0 Lacs P.A.
Hyderabad / Secunderabad, Telangana, Telangana, India
3.0 - 7.0 Lacs P.A.
Delhi, Delhi, India
3.0 - 7.0 Lacs P.A.
Noida, Uttar Pradesh, India
3.0 - 9.5 Lacs P.A.
Gurgaon / Gurugram, Haryana, India
7.0 - 14.0 Lacs P.A.
Noida, Uttar Pradesh, India
7.0 - 14.0 Lacs P.A.
Patan - Gujarat, Gujrat, India
4.0 - 11.0 Lacs P.A.