Home
Jobs

4 - 9 years

10 - 20 Lacs

Posted:1 day ago| Platform: Naukri logo

Apply

Work Mode

Work from Office

Job Type

Full Time

Job Description

Like Requirements: 5 to 10 years of hands-on experience in DFT methodologies , with expertise in Scan & ATPG, MBIST Strong knowledge of DFT tools such as Synopsys, Mentor Graphics, or Cadence. Experience in fault modeling, pattern generation, and coverage analysis . Proficiency in scripting (TCL, Python, Perl, or Shell) for automation. Excellent problem-solving skills and ability to work in a fast-paced environment. Job Responsibilities: Implement and validate DFT architectures for complex SoCs. Perform scan insertion and ensure proper integration into the design. Develop and optimize ATPG patterns to achieve high fault coverage. Work closely with RTL, verification, and physical design teams to resolve DFT-related issues. Support post-silicon bring-up, debug, and ATE (Automated Test Equipment) testing.

Mock Interview

Practice Video Interview with JobPe AI

Start Design For Test Interview Now
7rays Semiconductors
7rays Semiconductors

Semiconductors

Silicon Valley

250 Employees

2 Jobs

    Key People

  • John Doe

    CEO
  • Jane Smith

    CTO

RecommendedJobs for You

Bhubaneswar, Ranchi, Bengaluru

Bengaluru / Bangalore, Karnataka, India

Hyderabad, Telangana, India

Hyderabad, Telangana, India

Hyderabad, Telangana, India

Hyderabad, Telangana, India