7 - 12 years
6 - 10 Lacs
Posted:17 hours ago|
Platform:
Work from Office
Full Time
Qualification : Bachelors in Computer Science / Electronics / Electrical Engineering Key Responsibilities: Collaborate with ASIC design teams to ensure DFT rules and coverage are metGenerate high-quality ATPG patterns for SAF/TDF using on-chip test compression Work on MBIST verification and repair using tools like Mentor Run ATPG & MBIST verification using unit delay and min/max corner simulations Deliver manufacturing test patterns for ATE in collaboration with product/test teamsSupport post-silicon debug and issue resolution Develop diagnostic tools for ATPG, MBIST, and ATE bring-upEnhance and maintain scripting for DFT flows Preferred Experience & Skills:Hands-on experience with Full Chip DFT and Silicon Validation Strong understanding of DFT concepts, ATPG coverage, yield enhancement, and silicon debug Proficient in Memory test & failure analysis Tool knowledge: ATPG TestKompress MBIST MentorETVerify Simulation VCS (preferred), ModelSim Scripting in Perl, Shell is a plus Comfortable working in international teams with strong communication skills Ability to multitask and work on high-priority designs in parallel Quick learner, adaptable to new tools and methodologies Location : Bangalore | Hyderabad | Cochin | Pune
Deori Recruiterhub Solutions (opc)
Upload Resume
Drag or click to upload
Your data is secure with us, protected by advanced encryption.
Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.
We have sent an OTP to your contact. Please enter it below to verify.
Hyderabad, Pune, Bengaluru
6.0 - 10.0 Lacs P.A.
Hyderabad, Pune, Bengaluru
6.0 - 10.0 Lacs P.A.
Hyderabad, Pune, Bengaluru
6.0 - 10.0 Lacs P.A.
12.0 - 17.0 Lacs P.A.
Bengaluru
7.0 - 17.0 Lacs P.A.
Experience: Not specified
16.0 - 18.0 Lacs P.A.
Bengaluru
20.0 - 25.0 Lacs P.A.
18.0 - 22.5 Lacs P.A.
11.0 - 16.0 Lacs P.A.
Bengaluru
13.0 - 17.0 Lacs P.A.