Design Verification Engineer

4 years

0 Lacs

Posted:21 hours ago| Platform: Linkedin logo

Apply

Work Mode

Remote

Job Type

Full Time

Job Description

Position:

Experience:

Location:


About the Role

top-tier Design Verification Engineers


Key Responsibilities

  • Own and execute

    full-chip verification

    activities.
  • Develop and maintain

    SystemVerilog/UVM or Specman/E

    testbenches.
  • Create verification environments, components, and reusable libraries.
  • Perform

    test planning, coverage analysis

    , and debug RTL with designers.
  • Work collaboratively with design and architecture teams to ensure functional correctness.
  • Drive verification closure with high coverage and quality standards.

Requirements

  • 4+ years of hands-on

    chip or SoC verification

    experience.
  • Strong expertise in

    SystemVerilog/UVM

    or

    Specman/e

    .
  • Deep understanding of

    RTL design and simulation tools

    .
  • Proven experience in

    debugging complex SoCs

    .
  • Solid grasp of

    functional coverage, assertions, and constrained random testing

    .

Preferred Skills

  • Experience with

    large SoC or ASIC full-chip environments

    .
  • Exposure to

    verification automation frameworks

    .
  • Excellent analytical, debugging, and communication skills.

Mock Interview

Practice Video Interview with JobPe AI

Start Job-Specific Interview
cta

Start Your Job Search Today

Browse through a variety of job opportunities tailored to your skills and preferences. Filter by location, experience, salary, and more to find your perfect fit.

Job Application AI Bot

Job Application AI Bot

Apply to 20+ Portals in one click

Download Now

Download the Mobile App

Instantly access job listings, apply easily, and track applications.

coding practice

Enhance Your Skills

Practice coding challenges to boost your skills

Start Practicing Now

RecommendedJobs for You

bengaluru, karnataka, india