Job
Description
You're an experienced and passionate Analog and Mixed-Signal (A&MS) Senior Circuit Design Expert with a strong background in PLL and SERDES design . You bring a deep understanding of mixed-signal techniques for dynamic and static power reduction, performance enhancement, and area reduction. Your expertise covers circuit architectures simulation, circuit layout, and knowledge of bipolar, CMOS, passive structures, and interconnect failure modes in advanced FinFET technology nodes. You excel at developing Analog Full Custom circuit macros , including PLLs, Clock Path Functions, clocking solutions, TX/RX datapaths, and power management and regulation for High Speed PHY IP in both planar and FinFET CMOS technology. You thrive in collaborative environments, working closely with silicon test and debug experts to enhance quality through Sim2Sil correlation . You're also passionate about building and nurturing analog design talent to boost business impact through successful project execution. What You'll Be Doing: Leading SERDES analog design and development. Analyzing various mixed-signal techniques for power reduction, performance enhancement, and area reduction. Developing Analog Full Custom circuit macros for High Speed PHY IP in advanced technology nodes. Collaborating with silicon test and debug experts for Sim2Sil correlation. Building and nurturing a team of analog design talent. Working with experienced teams both locally and globally. The Impact You Will Have: Driving innovation in mixed-signal analog design. Enhancing the performance and efficiency of high-speed physical interfaces. Contributing to the development of cutting-edge technology in High Speed PHY IP. Improving quality and reliability through collaboration and Sim2Sil correlation. Growing the business impact by building and leading a talented team. Advancing Synopsys leadership in chip design and IP integration. What You'll Need: BE with 18+ years or MTech with 15+ years of relevant experience in mixed-signal analog, clock, and datapath circuit design. Strong knowledge of RF architecture and blocks such as transceivers, VCOs, LNA, and up/down converters. Experience in designing Charge-pump-based PLLs, Fractional-N PLLs, Digital PLLs, XTAL oscillators, and LO generation circuits. Proficiency in high-speed digital circuit design and timing/phase noise analysis. Ability to create behavioral models of PLL to drive architectural decisions. Who You Are: Possessing strong fundamentals in CMOS, device physics, and sub-micron design methodologies. Experienced with PLL designs and high-speed digital circuit design. Knowledgeable in control systems, band gaps, bias, op-amps, LDOs, and feedback techniques. Experienced in LC VCO/DCO design and performance parameters of VCO. Familiar with digitally assisted analog circuit techniques. The Team You'll Be A Part Of: You'll be joining an expanding analog/mixed-signal SERDES team focused on the design and development of cutting-edge High Speed Physical Interface Development . You'll collaborate with experienced teams locally and with colleagues from various sites across the globe, fostering a truly collaborative and innovative environment.
